HackerRank test solutions for FPGA engineer interview at Optiver
☆15Jun 7, 2020Updated 5 years ago
Alternatives and similar repositories for HackerRank-FPGA-Interview
Users that are interested in HackerRank-FPGA-Interview are comparing it to the libraries listed below
Sorting:
- ☆11Sep 8, 2021Updated 4 years ago
- ☆14Sep 29, 2025Updated 5 months ago
- Fork of NextBSD's libxpc for Darling build☆14May 23, 2024Updated last year
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- ☆13Jun 25, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Native powerpc-apple-darwin8.11.0 gcc and friends.☆11Mar 25, 2025Updated 11 months ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Does all kind of cool stuff to make analyzing meta classes easier. Now featuring WRedLogger.py, the previous backend of NetDbg☆10Jun 7, 2023Updated 2 years ago
- ☆13Feb 11, 2026Updated 3 weeks ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆10Nov 27, 2024Updated last year
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- Implementation of QUIC transport layer network protocol for ESP32 microcontrollers based on NGTCP2 & ESP-IDF☆15Sep 30, 2024Updated last year
- Adding support s5l89xx support to QEMU☆14Aug 30, 2012Updated 13 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆138Oct 21, 2023Updated 2 years ago
- ☆12Aug 3, 2021Updated 4 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- tmux plugin to show CPU temperature☆11Feb 25, 2022Updated 4 years ago
- Defend your .tmux.conf at all costs☆12Apr 4, 2024Updated last year
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆20Feb 23, 2026Updated last week
- ☆24Updated this week
- Darwin 0.3 sources released under the APSL☆14Feb 4, 2021Updated 5 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- ☆10Jan 2, 2022Updated 4 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- ☆15Aug 12, 2025Updated 6 months ago
- RRR-builder is used for the creation of Rolling Rhino Remix disk images. Automated through GitHub actions.☆15Oct 31, 2022Updated 3 years ago
- SLiCAP Version 3 is entirely in python☆28Jan 4, 2026Updated 2 months ago
- App with Server Side Template Injection (SSTI) vulnerability - possible RCE - in Flask. Free vulnerable app for ethical hacking / penetra…☆16Sep 15, 2022Updated 3 years ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 5 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- a very simple C project starter for all my tiny projects.☆18Mar 22, 2025Updated 11 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago