HackerRank test solutions for FPGA engineer interview at Optiver
☆16Jun 7, 2020Updated 5 years ago
Alternatives and similar repositories for HackerRank-FPGA-Interview
Users that are interested in HackerRank-FPGA-Interview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Oct 20, 2025Updated 5 months ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- Compile JUCE using Docker☆14Nov 20, 2024Updated last year
- ☆12Aug 3, 2021Updated 4 years ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 5 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated last year
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- ☆10Nov 27, 2024Updated last year
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated last year
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆31Jun 3, 2025Updated 9 months ago
- PiKV: KV Cache Management System for Mixture of Experts [Efficient ML System]☆49Feb 24, 2026Updated last month
- ☆23Oct 6, 2022Updated 3 years ago
- Fork of NextBSD's libxpc for Darling build☆14May 23, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Adding support s5l89xx support to QEMU☆14Aug 30, 2012Updated 13 years ago
- Basic VCD comparison tool, for Verilator testing☆23Feb 24, 2026Updated last month
- ☆13Jun 25, 2022Updated 3 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- a mini 2x2 systolic array and PE demo☆70Dec 21, 2025Updated 3 months ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆173Apr 25, 2024Updated last year
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆21Updated this week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆139Oct 21, 2023Updated 2 years ago
- For aspiring hardware engineers out there.☆84Mar 16, 2025Updated last year
- Native powerpc-apple-darwin8.11.0 gcc and friends.☆12Mar 25, 2025Updated last year
- Implementation of "Distributed Deep Joint Source-Channel Coding with Decoder-Only Side Information" paper (ICMLCN 2024)☆23Sep 20, 2024Updated last year
- 🦜 Floq: Accelerate the world's discoveries through high-performance quantum simulation and optimization.☆19Sep 30, 2021Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆46Aug 31, 2025Updated 6 months ago
- Getting Started with STM32 ARM Cortex-M3 using GCC (STM32F103, NUCLEO-F103RB).☆17Oct 7, 2016Updated 9 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago