OS-EDA / CourseLinks
Home of the open-source EDA course.
☆47Updated 5 months ago
Alternatives and similar repositories for Course
Users that are interested in Course are comparing it to the libraries listed below
Sorting:
- ☆107Updated last week
- ☆83Updated 10 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆43Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆168Updated 3 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆91Updated this week
- ☆84Updated 3 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆67Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆106Updated 6 months ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆80Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆151Updated this week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆166Updated last month
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆76Updated 2 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- ASIC implementation flow infrastructure☆173Updated this week