OS-EDA / CourseLinks
Home of the open-source EDA course.
☆50Updated 5 months ago
Alternatives and similar repositories for Course
Users that are interested in Course are comparing it to the libraries listed below
Sorting:
- ☆109Updated 2 weeks ago
- ☆83Updated 10 months ago
- ☆43Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 4 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆137Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 8 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆169Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆45Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆76Updated last week
- ☆85Updated 3 years ago
- Circuit Automatic Characterization Engine☆51Updated 9 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆116Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- SystemVerilog RTL Linter for YoSys☆21Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆103Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆164Updated this week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆108Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆95Updated last year
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆41Updated 4 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Open-source PDK version manager☆31Updated last week
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago