EECS150 / fpga_labs_fa22Links
☆20Updated 2 years ago
Alternatives and similar repositories for fpga_labs_fa22
Users that are interested in fpga_labs_fa22 are comparing it to the libraries listed below
Sorting:
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆30Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- ☆33Updated 8 months ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Collect some IC textbooks for learning.☆143Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- ☆42Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆20Updated 2 years ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- ☆64Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- ☆86Updated last month
- FFT generator using Chisel☆59Updated 3 years ago
- ☆70Updated 4 years ago
- ☆33Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Verilog program☆15Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- ☆21Updated 3 weeks ago
- ☆66Updated 2 years ago