☆24Oct 18, 2022Updated 3 years ago
Alternatives and similar repositories for fpga_labs_fa22
Users that are interested in fpga_labs_fa22 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Dec 11, 2022Updated 3 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 8 months ago
- ☆11Jan 26, 2022Updated 4 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- ☆13Aug 22, 2025Updated 7 months ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- Code implementing the system of nonlinear equations that describes nonlinearities in silicon microring modulators.☆10Apr 5, 2021Updated 5 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- ☆11Oct 29, 2019Updated 6 years ago
- CoreAmstrad source code, a physical clone of Amstrad from JavaCPC Markus's emulator, currently running on a final FPGA end-user platform …☆13Nov 20, 2025Updated 4 months ago
- All lecture notes, slides and assignments from CS224n: Natural Language Processing with Deep Learning class by Stanford☆14Dec 23, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- Tiny ImageNet Classification Exercise with PyTorch☆16Aug 21, 2021Updated 4 years ago
- ☆32Jul 30, 2023Updated 2 years ago
- ☆35Mar 16, 2022Updated 4 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 7 months ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- ☆10Sep 26, 2024Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆141Oct 21, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 7 months ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 2 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 5 years ago
- My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development☆16Feb 13, 2024Updated 2 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- Student files for CS245 Programming Assignment 1: In-memory data layout☆13Nov 16, 2022Updated 3 years ago
- 6.004_tools Browser-based Courseware for 6.004☆17Dec 20, 2020Updated 5 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17May 30, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- my implementation for the CS61C labs in 2020 summer version☆84Jan 2, 2021Updated 5 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 7 months ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year