adonairc / tt07-dda-van-der-polLinks
DDA solver for the van der Pol oscillator using 16-bit posits
☆28Updated 10 months ago
Alternatives and similar repositories for tt07-dda-van-der-pol
Users that are interested in tt07-dda-van-der-pol are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- SiliconCompiler Design Gallery☆52Updated 3 weeks ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- ☆57Updated 4 months ago
- ☆84Updated 3 years ago
- ☆17Updated 3 years ago
- ☆38Updated last year
- Library of open source Process Design Kits (PDKs)☆60Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- ☆50Updated 9 months ago
- RISC-V Nox core☆69Updated 4 months ago
- A pipelined RISC-V processor☆62Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last week
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
- ☆47Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 10 months ago
- ☆83Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆53Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆75Updated this week
- Universal Memory Interface (UMI)☆154Updated this week
- ☆58Updated 8 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated 3 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated this week
- Introduction to Chip Design☆45Updated last month