DDA solver for the van der Pol oscillator using 16-bit posits
☆28Jan 23, 2025Updated last year
Alternatives and similar repositories for tt07-dda-van-der-pol
Users that are interested in tt07-dda-van-der-pol are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- ☆64Jul 11, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆44Aug 8, 2026Updated 3 weeks ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Updated this week
- Files for Advanced Integrated Circuits☆45Aug 6, 2026Updated last month
- TBD☆15Feb 6, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- FFT-accelerated inductance extractor for voxelized structures☆20Jan 2, 2020Updated 6 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆39Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆23Aug 31, 2026Updated last week
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 8 years ago
- ☆17Jul 30, 2021Updated 5 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 6 months ago
- ☆19Nov 1, 2025Updated 10 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- An open-source 555 timer☆28Aug 27, 2024Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆162Oct 21, 2023Updated 2 years ago
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆12Jun 1, 2021Updated 5 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- ☆10Jun 26, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Aug 31, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- ☆11Nov 28, 2022Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ARRUS☆31Updated this week
- ☆17Dec 10, 2018Updated 7 years ago