DDA solver for the van der Pol oscillator using 16-bit posits
☆28Jan 23, 2025Updated last year
Alternatives and similar repositories for tt07-dda-van-der-pol
Users that are interested in tt07-dda-van-der-pol are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Files for Advanced Integrated Circuits☆44May 24, 2026Updated 3 weeks ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆61Jul 11, 2025Updated 11 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆24Jul 21, 2025Updated 10 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SAR ADC on tiny tapeout☆52Jan 29, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- ☆48Jun 4, 2023Updated 3 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆40Jun 22, 2025Updated 11 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- OpenROAD's Chatbot Assistant☆41Updated this week
- TBD☆15Feb 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- ☆16Jul 30, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- An open-source 555 timer☆26Aug 27, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Mar 25, 2022Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆356Dec 2, 2025Updated 6 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆897Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆52May 28, 2026Updated 3 weeks ago
- ☆21Oct 20, 2025Updated 7 months ago
- ☆16Mar 22, 2021Updated 5 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- ARRUS☆30Jun 8, 2026Updated last week
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- ☆17Dec 10, 2018Updated 7 years ago
- Open hardware & software DIY spin coater☆21Dec 2, 2025Updated 6 months ago