DDA solver for the van der Pol oscillator using 16-bit posits
☆28Jan 23, 2025Updated last year
Alternatives and similar repositories for tt07-dda-van-der-pol
Users that are interested in tt07-dda-van-der-pol are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated 3 weeks ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆63Jul 11, 2025Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆43Aug 8, 2026Updated last week
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Mar 19, 2026Updated 4 months ago
- Files for Advanced Integrated Circuits☆44Aug 6, 2026Updated last week
- FFT-accelerated inductance extractor for voxelized structures☆20Jan 2, 2020Updated 6 years ago
- TBD☆15Feb 6, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- ☆13Mar 25, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆37Updated this week
- ☆23Updated this week
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆19Nov 1, 2025Updated 9 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open-source 555 timer☆27Aug 27, 2024Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated 2 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆162Oct 21, 2023Updated 2 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- ☆10Jun 26, 2025Updated last year
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Dec 10, 2018Updated 7 years ago
- design and verification of asynchronous circuits☆51Updated this week
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- ☆24Dec 3, 2021Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 2 weeks ago