HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
☆25Mar 5, 2025Updated 11 months ago
Alternatives and similar repositories for HDLconv
Users that are interested in HDLconv are comparing it to the libraries listed below
Sorting:
- ☆25Apr 4, 2025Updated 10 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆68Apr 14, 2024Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- VHDL related news.☆27Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated last month
- ☆21Feb 3, 2026Updated 3 weeks ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 8 months ago
- ☆17Feb 3, 2023Updated 3 years ago
- Digital Logic Simulator☆34May 23, 2021Updated 4 years ago
- A Python package to use FPGA development tools programmatically.☆144Mar 22, 2025Updated 11 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41May 22, 2025Updated 9 months ago
- ☆27Mar 31, 2025Updated 10 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated last year
- C++ HDL (Hardware Description Language)☆45Feb 19, 2026Updated last week
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago