HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
☆26Mar 5, 2025Updated last year
Alternatives and similar repositories for HDLconv
Users that are interested in HDLconv are comparing it to the libraries listed below
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- ☆25Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated 11 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Mar 12, 2026Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆69Apr 14, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆22Feb 3, 2026Updated last month
- VHDL related news.☆27Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆63Feb 24, 2026Updated 3 weeks ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆46Sep 12, 2022Updated 3 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- ☆40Mar 9, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated 2 years ago