PyFPGA / HDLconvLinks
HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
☆24Updated 3 months ago
Alternatives and similar repositories for HDLconv
Users that are interested in HDLconv are comparing it to the libraries listed below
Sorting:
- SystemVerilog Linter based on pyslang☆30Updated last month
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Python interface for cross-calling with HDL☆32Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆32Updated 4 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Generates a SystemVerilog assertion interface for a given SV RTL design☆17Updated 2 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated last year
- ☆13Updated 5 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- ☆21Updated last month
- A compact, configurable RISC-V core☆11Updated 2 months ago
- VHDL related news.☆25Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- SystemVerilog FSM generator☆32Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated last week
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- ☆22Updated this week