kartiksamtani / 100DaysOfRTL
This is a passion project where I aim to explore the RTL design topics of my interest.
☆10Updated 2 months ago
Alternatives and similar repositories for 100DaysOfRTL:
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below
- ☆10Updated last year
- Trying to get a new skill☆22Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 10 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 11 months ago
- ☆109Updated last year
- SystemVerilog Tutorial☆139Updated last month
- ☆16Updated 9 months ago
- ☆154Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 3 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆152Updated 3 weeks ago
- ☆15Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆163Updated 2 weeks ago
- Home of the open-source EDA course.☆37Updated last month
- opensource EDA tool flor VLSI design☆32Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆16Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆34Updated 3 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- UVM and System Verilog Manuals☆41Updated 6 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆10Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago