kartiksamtani / 100DaysOfRTLLinks
This is a passion project where I aim to explore the RTL design topics of my interest.
☆14Updated last month
Alternatives and similar repositories for 100DaysOfRTL
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- ☆10Updated last year
- SystemVerilog Tutorial☆153Updated last month
- Trying to get a new skill☆24Updated 5 months ago
- ☆112Updated last year
- 100 Days of RTL☆369Updated 10 months ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆14Updated 5 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆256Updated 3 weeks ago
- ☆160Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- ☆12Updated 7 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated 3 weeks ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- ☆42Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆107Updated 3 weeks ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆78Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year