kartiksamtani / 100DaysOfRTL
This is a passion project where I aim to explore the RTL design topics of my interest.
☆10Updated last month
Alternatives and similar repositories for 100DaysOfRTL:
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below
- ☆10Updated 11 months ago
- Trying to get a new skill☆21Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- ☆106Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- SystemVerilog Tutorial☆137Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 4 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆15Updated 8 months ago
- ☆151Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- UVM and System Verilog Manuals☆40Updated 6 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- Repository for system verilog labs from cadence☆11Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- opensource EDA tool flor VLSI design☆32Updated last year
- ☆76Updated 2 months ago
- ☆22Updated last year
- Solve one design problem each day for a month☆40Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆61Updated last year