kartiksamtani / 100DaysOfRTL
This is a passion project where I aim to explore the RTL design topics of my interest.
☆14Updated 2 weeks ago
Alternatives and similar repositories for 100DaysOfRTL
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below
Sorting:
- ☆10Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- SystemVerilog Tutorial☆143Updated last week
- Trying to get a new skill☆23Updated 4 months ago
- ☆111Updated last year
- ☆155Updated 2 years ago
- 100 Days of RTL☆365Updated 9 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆164Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆245Updated 9 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆76Updated last year
- ☆17Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆68Updated last year
- Introductory course into static timing analysis (STA).☆94Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆91Updated 3 weeks ago
- Verilog HDL files☆137Updated 11 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- ☆93Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆155Updated last month
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆127Updated 9 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆59Updated last year
- ☆13Updated 7 months ago
- An overview of TL-Verilog resources and projects☆78Updated last month
- Implementation of RISC-V RV32I☆18Updated 2 years ago