mvcisback / py-aigerLinks
py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆49Updated last month
Alternatives and similar repositories for py-aiger
Users that are interested in py-aiger are comparing it to the libraries listed below
Sorting:
- Python version of tools to work with AIG formatted files☆12Updated 8 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆13Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last month
- AIGER And-Inverter-Graph Library☆97Updated last month
- A framework to ease parallelization of sequential SAT solvers☆30Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Arithmetic multiplier benchmarks☆12Updated 8 years ago
- Reads a state transition system and performs property checking☆90Updated 4 months ago
- ☆19Updated 5 years ago
- SATZilla SAT feature extraction tool☆11Updated 3 weeks ago
- A generic parser and tool package for the BTOR2 format.☆46Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 10 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- ☆14Updated 8 years ago
- ☆13Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 3 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- ☆10Updated 4 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago
- ☆17Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 7 months ago
- Binary Decision Diagrams (BDDs) in pure Python and Cython wrappers of CUDD, Sylvan, and BuDDy☆215Updated 2 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 7 years ago
- Hardware Formal Verification Tool☆86Updated last week
- BTOR2 MLIR project☆26Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago