mvcisback / py-aiger
py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆41Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for py-aiger
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- Python version of tools to work with AIG formatted files☆10Updated 6 months ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆16Updated this week
- ☆12Updated last year
- Reads a state transition system and performs property checking☆76Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆14Updated 3 years ago
- ☆12Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆86Updated 2 months ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 4 months ago
- The glucose SAT solver☆80Updated 2 weeks ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆55Updated 9 years ago
- ☆33Updated 4 months ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- ☆11Updated 3 years ago
- ☆15Updated last year
- BTOR2 MLIR project☆16Updated 10 months ago
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- Manthan for Boolean function synthesis☆28Updated last year
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆117Updated last year
- Approximate Model Counter☆70Updated 4 months ago