mvcisback / py-aigerLinks
py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆47Updated 9 months ago
Alternatives and similar repositories for py-aiger
Users that are interested in py-aiger are comparing it to the libraries listed below
Sorting:
- Python version of tools to work with AIG formatted files☆12Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆12Updated 2 years ago
- ☆14Updated 7 years ago
- Reads a state transition system and performs property checking☆87Updated 3 weeks ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- SATZilla SAT feature extraction tool☆11Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 11 months ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated this week
- A generic parser and tool package for the BTOR2 format.☆42Updated 2 weeks ago
- ☆13Updated 4 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ☆24Updated 3 weeks ago
- An advanced circuit-based sat solver☆29Updated 7 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- A framework to ease parallelization of sequential SAT solvers☆23Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- CUDD Decision Diagram Package☆143Updated 2 months ago
- ☆18Updated 4 years ago
- Hardware Formal Verification Tool☆67Updated last month
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- ☆15Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago