py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆50Dec 21, 2025Updated 7 months ago
Alternatives and similar repositories for py-aiger
Users that are interested in py-aiger are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Machine Learning for Mathematics and Logics☆16Apr 1, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- BoSy is a reactive synthesis tool based on constraint-solving☆22Aug 3, 2023Updated 2 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 11 years ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- Strix is a tool for reactive synthesis of controllers from LTL specifications.☆27Sep 16, 2022Updated 3 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆37Feb 8, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Feb 6, 2021Updated 5 years ago
- A simple python implementation of a DFA.☆23May 10, 2024Updated 2 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 weeks ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 7 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Management of Benchmark Instances and Instance Attributes☆22Jul 14, 2026Updated last week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Repository of benchmarks for SYNTCOMP☆16Jun 18, 2026Updated last month
- work in progress, playing around with btor2 in rust☆15Updated this week
- CNF generator in DIMACS format. It produces common families of CNFs.☆74Jun 13, 2026Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- For TAMP experiments using Drake☆13Jun 4, 2024Updated 2 years ago