mvcisback / py-aiger
py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆42Updated 3 months ago
Alternatives and similar repositories for py-aiger:
Users that are interested in py-aiger are comparing it to the libraries listed below
- Reads a state transition system and performs property checking☆76Updated 3 weeks ago
- Hardware Model Checker☆40Updated this week
- Python version of tools to work with AIG formatted files☆10Updated 10 months ago
- Random Generator of Btor2 Files☆9Updated last year
- AIGER And-Inverter-Graph Library☆69Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- A hardware model checker for hyperproperties☆18Updated 9 months ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- ☆12Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆93Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- Machine Learning for Mathematics and Logics☆10Updated 7 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆14Updated 6 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- Benchmarking Suite for BDD packages☆15Updated 3 months ago
- ☆11Updated 7 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- A tool for obtaining LTL formulas from a sample of positive and negative words.☆23Updated 2 years ago
- BoSy is a reactive synthesis tool based on constraint-solving☆19Updated last year
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago
- Bit-bLAsting solving Non-linear integer constraints.☆21Updated 8 months ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆28Updated 3 weeks ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆42Updated last year