mvcisback / py-aigerLinks
py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆48Updated 10 months ago
Alternatives and similar repositories for py-aiger
Users that are interested in py-aiger are comparing it to the libraries listed below
Sorting:
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- ☆12Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- ☆18Updated 4 years ago
- Reads a state transition system and performs property checking☆88Updated last month
- SATZilla SAT feature extraction tool☆11Updated last year
- ☆13Updated 4 years ago
- ☆24Updated 2 weeks ago
- ☆14Updated 7 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- A framework to ease parallelization of sequential SAT solvers☆26Updated 5 months ago
- BTOR2 MLIR project☆26Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Hardware Formal Verification Tool☆69Updated this week
- ☆17Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆10Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆19Updated 8 months ago
- ☆15Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago