py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
☆49Dec 21, 2025Updated 3 months ago
Alternatives and similar repositories for py-aiger
Users that are interested in py-aiger are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- Machine Learning for Mathematics and Logics☆16Apr 1, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- BoSy is a reactive synthesis tool based on constraint-solving☆19Aug 3, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last month
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated 11 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- Strix is a tool for reactive synthesis of controllers from LTL specifications.☆25Sep 16, 2022Updated 3 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- ☆19Jul 12, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Repository of benchmarks for SYNTCOMP☆14Sep 16, 2025Updated 6 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A simple python implementation of a DFA.☆23May 10, 2024Updated last year
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆23Mar 13, 2025Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- CNF generator in DIMACS format. It produces common families of CNFs.☆71Mar 9, 2026Updated 2 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆15May 24, 2023Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Management of Benchmark Instances and Instance Attributes☆21Mar 13, 2026Updated last week
- For TAMP experiments using Drake☆13Jun 4, 2024Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week