NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
☆13Mar 29, 2025Updated 11 months ago
Alternatives and similar repositories for PUA-MIPS
Users that are interested in PUA-MIPS are comparing it to the libraries listed below
Sorting:
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆149Jun 23, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆30Jan 23, 2025Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- ☆24Nov 14, 2023Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- ☆14Nov 23, 2020Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- ☆16Jul 31, 2024Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- ☆22Aug 11, 2024Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- a website for accessing many models through api（deepseek、Qwen、Hunyuan etc.）☆17Jul 12, 2025Updated 7 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- ☆78Oct 29, 2024Updated last year
- ☆36Apr 20, 2021Updated 4 years ago
- Zircon CPU in 2024☆11Nov 21, 2025Updated 3 months ago