Clo91eaf / PUA-MIPSLinks
NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
☆13Updated 5 months ago
Alternatives and similar repositories for PUA-MIPS
Users that are interested in PUA-MIPS are comparing it to the libraries listed below
Sorting:
- ☆67Updated last year
- ☆30Updated 7 months ago
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆20Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 10 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆179Updated 10 months ago
- Documentation for XiangShan Design☆30Updated this week
- ☆29Updated last month
- ☆35Updated 2 years ago
- ☆81Updated 4 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 9 months ago
- ☆86Updated last week
- ☆20Updated 3 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- 给NEMU移植Linux Kernel!☆18Updated 3 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆12Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 6 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆67Updated 7 months ago
- ☆53Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago