Clo91eaf / PUA-MIPSLinks
NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
☆13Updated 8 months ago
Alternatives and similar repositories for PUA-MIPS
Users that are interested in PUA-MIPS are comparing it to the libraries listed below
Sorting:
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆21Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆29Updated 10 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- ☆67Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆145Updated last year
- ☆35Updated 2 years ago
- ☆34Updated 4 months ago
- ☆20Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- ☆86Updated 3 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆89Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated 2 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- ☆63Updated last month
- A fork of Xiangshan for AI☆34Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- Documentation for XiangShan Design☆36Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago