Alternatives and similar repositories for PUA-MIPS

Users that are interested in PUA-MIPS are comparing it to the libraries listed below

• NoAXI / NoAXI-LoongArch-CPU

  View on GitHub
  Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品
  ☆22Sep 14, 2024Updated last year
• Kumonda221-CrO3 / gitlab-runner-vivado

  View on GitHub
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Oct 27, 2022Updated 3 years ago
• MrAMS / Nagi

  View on GitHub
  CPU敏捷开发框架（龙芯杯2024）
  ☆25Sep 6, 2024Updated last year
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆147Jun 23, 2024Updated last year
• MrAMS / NagiCore

  View on GitHub
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆25Jan 25, 2026Updated 3 weeks ago
• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Aug 29, 2023Updated 2 years ago
• HIT-MaRiver-mips / cpucore-mariver

  View on GitHub
  ☆35Aug 22, 2023Updated 2 years ago
• kagandikmen / TPU.sv

  View on GitHub
  Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1
  ☆20Nov 9, 2025Updated 3 months ago
• Sevenqi7 / NSCSCC-2022

  View on GitHub
  2022龙芯杯个人赛三等奖作品
  ☆14Oct 11, 2023Updated 2 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• panxuc / xucpu

  View on GitHub
  NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖
  ☆14Aug 17, 2024Updated last year
• MAdrid1011 / Zircon

  View on GitHub
  ☆30Jan 23, 2025Updated last year
• Invalid-Syntax-NSCSCC / invalid-cpu

  View on GitHub
  CPU source code for NSCSCC 2023
  ☆14Aug 26, 2023Updated 2 years ago
• hrpccs / 2022-fall-yatcpu-repo

  View on GitHub
  ☆24Nov 14, 2023Updated 2 years ago
• amadeus-mips / amadeus-mips

  View on GitHub
  ☆14Nov 23, 2020Updated 5 years ago
• NSCSCC-2022-TJU / ChiselMIPS

  View on GitHub
  第六届龙芯杯混元形意太极门战队作品
  ☆18May 15, 2022Updated 3 years ago
• wshenyi / EECS-470-FinalProject

  View on GitHub
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆16Sep 27, 2022Updated 3 years ago
• LainChip / LainCore

  View on GitHub
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Jul 25, 2024Updated last year
• OpenXiangShan / xfuzz

  View on GitHub
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Jan 11, 2026Updated last month
• Seeker0472 / ysyx-linux

  View on GitHub
  给NEMU移植Linux Kernel!
  ☆22Jun 1, 2025Updated 8 months ago
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Oct 31, 2024Updated last year
• BUAA-CI-LAB / BHLA.README

  View on GitHub
  ☆17Jul 31, 2024Updated last year
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆41Aug 24, 2020Updated 5 years ago
• 77Adog / nscscc24_single_loongarch

  View on GitHub
  2024年第八届龙芯杯 LA 个人赛二等奖参赛作品
  ☆23Aug 20, 2024Updated last year
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Feb 8, 2026Updated last week
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Nov 24, 2025Updated 2 months ago
• iFuProcessor / iFuCore

  View on GitHub
  ☆22Aug 11, 2024Updated last year
• CmdBlockZQG / rvcore-mini-linux

  View on GitHub
  Build mini linux for your own RISC-V emulator!
  ☆24Sep 11, 2024Updated last year
• ConvolutedDog / gpgpu-sim-comments

  View on GitHub
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆28Dec 18, 2024Updated last year
• AIC2021 / AIC2021_TPU_Template

  View on GitHub
  Template for project1 TPU
  ☆23May 1, 2021Updated 4 years ago
• kelvin0207 / SparSynergy

  View on GitHub
  Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…
  ☆22Mar 29, 2025Updated 10 months ago
• thu-cs-lab / verilog-coding-standard

  View on GitHub
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Oct 21, 2021Updated 4 years ago
• youyc22 / chat

  View on GitHub
  a website for accessing many models through api（deepseek、Qwen、Hunyuan etc.）
  ☆17Jul 12, 2025Updated 7 months ago
• arch-simulator-sig / advanced-computer-architecture

  View on GitHub
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆197Oct 14, 2024Updated last year
• ysyx-ta / ysyx-summer-readings

  View on GitHub
  ☆66Aug 5, 2024Updated last year
• jhoecmu / ooo-beta

  View on GitHub
  ☆12Aug 12, 2022Updated 3 years ago
• JamesAslan / MicroArchBench

  View on GitHub
  ☆78Oct 29, 2024Updated last year
• sfu-arch / SpGEMM

  View on GitHub
  ☆36Apr 20, 2021Updated 4 years ago
• MAdrid1011 / Zircon-2024

  View on GitHub
  Zircon CPU in 2024
  ☆12Nov 21, 2025Updated 2 months ago