Clo91eaf / PUA-MIPSLinks
NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
☆13Updated 10 months ago
Alternatives and similar repositories for PUA-MIPS
Users that are interested in PUA-MIPS are comparing it to the libraries listed below
Sorting:
- ☆66Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆21Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- "aura" my super-scalar O3 cpu core☆25Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last week
- ☆30Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆195Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- ☆35Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- ☆92Updated 4 months ago
- ☆36Updated 6 months ago
- Documentation for XiangShan Design☆41Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A fork of Xiangshan for AI☆36Updated last week
- ☆22Updated last year
- ☆90Updated 2 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆17Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆71Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆65Updated last month
- 2022年龙芯杯个人赛 单发射110M(含icache)☆47Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated 2 years ago