Alternatives and similar repositories for FlexiCAS:

Users that are interested in FlexiCAS are comparing it to the libraries listed below

• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated 11 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 3 months ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 7 months ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated last month
• LoongsonLab / loongsonlab.github.io
  ☆11Updated 7 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated last week
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆47Updated last month
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 9 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• hanhwi / SimPoint
  ☆11Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆28Updated 10 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆24Updated last month
• OSCPU / openperf
  ☆11Updated 2 weeks ago
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆35Updated this week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• yamak / axi-nodes
  ☆19Updated 2 years ago
• pku-liang / hestia
  ☆12Updated last month
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated last year
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆16Updated last week