A Flexible Cache Architectural Simulator
☆16Sep 16, 2025Updated 5 months ago
Alternatives and similar repositories for FlexiCAS
Users that are interested in FlexiCAS are comparing it to the libraries listed below
Sorting:
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- Tiny simple things inside the kernel☆27Jun 12, 2025Updated 8 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆30Jan 23, 2025Updated last year
- A Lisp compiler to RISC-V machine code written in Lisp☆32Oct 11, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- The cold linker☆72Dec 31, 2025Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- ☆23Updated this week
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- ☆21Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- bad apple but its cargo compile output☆21Jan 4, 2026Updated last month
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Small implementation in C of a slab allocator in user space☆42Jun 16, 2024Updated last year
- An MLIR-based AI compiler designed for Python frontend to RISC-V DSA☆13Oct 10, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A simple bot tracking git commits/PRs/issues/branches☆12Feb 21, 2026Updated last week
- Mihomo任意文件写，可通过写SSH密钥、cron任务等实现RCE☆13May 21, 2025Updated 9 months ago
- ☆11Jun 10, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- OTP generation & validation library for Rust☆14Dec 4, 2025Updated 2 months ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago