A Flexible Cache Architectural Simulator
☆17Sep 16, 2025Updated 6 months ago
Alternatives and similar repositories for FlexiCAS
Users that are interested in FlexiCAS are comparing it to the libraries listed below
Sorting:
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Mar 3, 2026Updated 2 weeks ago
- Tiny simple things inside the kernel☆27Jun 12, 2025Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Run wavedrom in typst☆18Apr 9, 2025Updated 11 months ago
- QARMA block cipher in C☆31Sep 10, 2022Updated 3 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Intra-Unikernel Isolation with Intel Memory Protection Keys☆13Mar 18, 2020Updated 6 years ago
- An MLIR-based AI compiler designed for Python frontend to RISC-V DSA☆13Oct 10, 2024Updated last year
- ☆17Oct 9, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- ☆11Jun 10, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- The cold linker☆72Dec 31, 2025Updated 2 months ago
- ☆14Feb 11, 2022Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 5 months ago
- A Lisp compiler to RISC-V machine code written in Lisp☆32Oct 11, 2024Updated last year
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 9 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 5 years ago
- Small implementation in C of a slab allocator in user space☆42Jun 16, 2024Updated last year
- SeekFree RT1064 Library GCC(VSCode) Porting☆12Oct 8, 2021Updated 4 years ago
- Experimental Code for Private Decision Tree Evaluation☆16Sep 12, 2023Updated 2 years ago
- ☆23Sep 18, 2025Updated 6 months ago
- Course website for Advanced Operating Systems☆13Apr 8, 2022Updated 3 years ago
- ☆26Updated this week