List of awesome semiconductor startups
☆713Feb 26, 2026Updated last week
Alternatives and similar repositories for awesome-semiconductor-startups
Users that are interested in awesome-semiconductor-startups are comparing it to the libraries listed below
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,272Mar 2, 2026Updated last week
- List of awesome open source hardware projects☆358Jan 2, 2023Updated 3 years ago
- Modular hardware build system☆1,131Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆790Mar 3, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆685Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- ☆44Jan 26, 2020Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆285Dec 8, 2025Updated 3 months ago
- Interchange formats for chip design.☆37Feb 15, 2026Updated 3 weeks ago
- ☆382Apr 13, 2023Updated 2 years ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated last week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆445Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- ☆340Jan 13, 2026Updated last month
- gdsfactory implementation of LXT PDK.☆17Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆210Feb 26, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,443Oct 28, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆118Apr 1, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Verilog package manager written in Rust☆146Oct 5, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆308Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆397Updated this week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆119Nov 21, 2025Updated 3 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- A python3 gm/ID starter kit☆66Jan 26, 2026Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆229Feb 25, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- ☆175Sep 11, 2022Updated 3 years ago
- skywater 130nm pdk☆44Feb 21, 2026Updated 2 weeks ago
- ☆33Jan 24, 2020Updated 6 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆108Aug 21, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago