List of awesome semiconductor startups
☆741Feb 26, 2026Updated 2 months ago
Alternatives and similar repositories for awesome-semiconductor-startups
Users that are interested in awesome-semiconductor-startups are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,319Mar 2, 2026Updated 2 months ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- Modular hardware build system☆1,156Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆843May 1, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆727Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆290Dec 8, 2025Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆462Updated this week
- Parasitic Extraction for KLayout☆43May 1, 2026Updated last week
- ☆395Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆606Jan 3, 2026Updated 4 months ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆220Mar 17, 2026Updated last month
- ☆358Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,515Oct 28, 2024Updated last year
- Verilog package manager written in Rust☆145Oct 5, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆312Updated this week
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,778Mar 25, 2026Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆127Nov 21, 2025Updated 5 months ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- gdsfactory implementation of LXT PDK.☆20Updated this week
- ☆177Sep 11, 2022Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆420Apr 28, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A python3 gm/ID starter kit☆87Jan 26, 2026Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆346Dec 2, 2025Updated 5 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Universal Memory Interface (UMI)☆159Apr 16, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 3 weeks ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 4 months ago
- 100 Days of RTL☆411Aug 15, 2024Updated last year