List of awesome semiconductor startups
☆772May 30, 2026Updated 2 months ago
Alternatives and similar repositories for awesome-semiconductor-startups
Users that are interested in awesome-semiconductor-startups are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,408Mar 2, 2026Updated 5 months ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- Modular hardware build system☆1,200Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,021Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆802Aug 17, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source static random access memory (SRAM) compiler.☆1,117Aug 16, 2026Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆294Jun 18, 2026Updated 2 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆488Updated this week
- ☆44Jan 26, 2020Updated 6 years ago
- ☆413Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆619Jan 3, 2026Updated 7 months ago
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆225Updated this week
- Interchange formats for chip design.☆40Feb 15, 2026Updated 6 months ago
- ☆385Updated this week
- Verilog package manager written in Rust☆147Oct 5, 2024Updated last year
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,665Jul 21, 2026Updated last month
- An abstraction library for interfacing EDA tools☆788Aug 12, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆319Aug 3, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,913Mar 25, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A library of open PDK packages☆127Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Demo: how to create a custom EBRICK☆28Nov 20, 2024Updated last year
- Netlist API (and more) for EDA flow development☆160Updated this week
- ☆181Sep 11, 2022Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆440Aug 4, 2026Updated 2 weeks ago
- 100 Days of RTL☆424Aug 15, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,452Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆368Dec 2, 2025Updated 8 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆141Jun 10, 2026Updated 2 months ago
- Parasitic Extraction for KLayout☆46Updated this week
- Code generation tool for control and status registers☆468Aug 16, 2026Updated last week
- Hardware Description Languages☆1,168Jul 9, 2026Updated last month
- Blender GDSII Importer with PDK Support☆139Updated this week
- Online viewer of Xschem schematic files☆33Dec 14, 2025Updated 8 months ago