aolofsson / awesome-semiconductor-startups

Related projects ⓘ

Alternatives and complementary repositories for awesome-semiconductor-startups

• aolofsson / awesome-opensource-hardware-repos
  List of awesome open source hardware projects
  ☆339Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• mattvenn / awesome-opensource-asic-resources
  ☆295Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆412Updated this week
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆493Updated last year
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆295Updated 2 weeks ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆372Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆387Updated last year
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆241Updated 3 weeks ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆836Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆519Updated this week
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆334Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆251Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆626Updated this week
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆335Updated 3 months ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆141Updated 5 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆212Updated 3 months ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆184Updated last week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆292Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆345Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆643Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆448Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆407Updated 2 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆971Updated 3 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 2 months ago