List of awesome semiconductor startups
☆727Feb 26, 2026Updated last month
Alternatives and similar repositories for awesome-semiconductor-startups
Users that are interested in awesome-semiconductor-startups are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,301Mar 2, 2026Updated last month
- List of awesome open source hardware projects☆359Jan 2, 2023Updated 3 years ago
- Modular hardware build system☆1,143Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆820Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆713Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆457Apr 7, 2026Updated last week
- Parasitic Extraction for KLayout☆41Updated this week
- ☆388Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆219Mar 17, 2026Updated last month
- ☆352Jan 13, 2026Updated 3 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,489Oct 28, 2024Updated last year
- Verilog package manager written in Rust☆145Oct 5, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆311Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,755Mar 25, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆124Nov 21, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- gdsfactory implementation of LXT PDK.☆19Updated this week
- ☆176Sep 11, 2022Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆414Mar 5, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A python3 gm/ID starter kit☆76Jan 26, 2026Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Universal Memory Interface (UMI)☆158Updated this week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 4 months ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year