List of awesome semiconductor startups
☆754May 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for awesome-semiconductor-startups
Users that are interested in awesome-semiconductor-startups are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,349Mar 2, 2026Updated 3 months ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- Modular hardware build system☆1,166Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆897Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆750Jun 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293May 9, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,074May 15, 2026Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆474Jun 9, 2026Updated last week
- Parasitic Extraction for KLayout☆45Jun 8, 2026Updated last week
- ☆399Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆44Jan 26, 2020Updated 6 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆223Mar 17, 2026Updated 3 months ago
- ☆366Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,559Oct 28, 2024Updated last year
- Verilog package manager written in Rust☆146Oct 5, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆315Updated this week
- An abstraction library for interfacing EDA tools☆771Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,832Mar 25, 2026Updated 2 months ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆135Jun 10, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- gdsfactory implementation of LXT PDK.☆22Jun 1, 2026Updated 2 weeks ago
- ☆178Sep 11, 2022Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆426Updated this week
- A python3 gm/ID starter kit☆89May 22, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆356Dec 2, 2025Updated 6 months ago
- Hardware Description Languages☆1,153Apr 6, 2026Updated 2 months ago
- Universal Memory Interface (UMI)☆160May 13, 2026Updated last month
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Online viewer of Xschem schematic files☆32Dec 14, 2025Updated 6 months ago
- 100 Days of RTL☆418Aug 15, 2024Updated last year