List of awesome open source hardware projects
☆360Jan 2, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,346Mar 2, 2026Updated 3 months ago
- List of awesome semiconductor startups☆751May 30, 2026Updated last week
- Modular hardware build system☆1,164Jun 4, 2026Updated last week
- ☆33Jan 24, 2020Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆396Apr 13, 2023Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Common SystemVerilog components☆755Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Fully opensource spiking neural network accelerator☆175Feb 13, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆542Jun 3, 2026Updated last week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- ☆25Jun 23, 2024Updated last year
- 100 Days of RTL☆417Aug 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,111Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆223Mar 17, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- design and verification of asynchronous circuits☆51Apr 26, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 3 months ago
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- Verilog package manager written in Rust☆146Oct 5, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆455Apr 5, 2026Updated 2 months ago
- The UVM written in Python☆546Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293May 9, 2026Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆394Feb 26, 2025Updated last year