aolofsson / awesome-opensource-hardware-repos

Related projects ⓘ

Alternatives and complementary repositories for awesome-opensource-hardware-repos

• aolofsson / awesome-semiconductor-startups
  List of awesome semiconductor startups
  ☆485Updated 2 weeks ago
• mattvenn / awesome-opensource-asic-resources
  ☆295Updated last year
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆493Updated last year
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆295Updated 2 weeks ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆251Updated this week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆241Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆388Updated 3 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆140Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆142Updated last week
• aolofsson / awesome-opensource-hardware
  List of awesome open source hardware tools, generators, and reusable designs
  ☆1,908Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated last year
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆141Updated 5 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated this week
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆184Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆264Updated this week
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆169Updated 10 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆216Updated 2 weeks ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆164Updated 3 years ago
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆412Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆387Updated last year
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆343Updated 2 weeks ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆372Updated last year