List of awesome open source hardware projects
☆358Jan 2, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,272Mar 2, 2026Updated last week
- List of awesome semiconductor startups☆713Feb 26, 2026Updated last week
- Modular hardware build system☆1,131Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- ☆382Apr 13, 2023Updated 2 years ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- ☆33Jan 24, 2020Updated 6 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆496Updated this week
- Fully opensource spiking neural network accelerator☆168Feb 13, 2023Updated 3 years ago
- ☆23Jun 23, 2024Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- An Open-source FPGA IP Generator☆1,057Updated this week
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- design and verification of asynchronous circuits☆43Feb 27, 2026Updated last week
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Verilog package manager written in Rust☆146Oct 5, 2024Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆183Aug 16, 2025Updated 6 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆210Feb 26, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- ☆33Jan 7, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- SystemVerilog frontend for Yosys☆203Feb 22, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week