aolofsson / awesome-opensource-hardware-repos
List of awesome open source hardware projects
☆342Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos:
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below
- List of awesome semiconductor startups☆541Updated this week
- A curated list of awesome resources for HDL design and verification☆145Updated this week
- ☆312Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆316Updated this week
- VeeR EL2 Core☆265Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆518Updated last year
- RISC-V 32-bit microcontroller developed in Verilog☆167Updated last week
- Universal Memory Interface (UMI)☆143Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 3 months ago
- List of awesome open source hardware tools, generators, and reusable designs☆1,995Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆494Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Communication framework for RTL simulation and emulation.☆272Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆172Updated last year
- 😎 A curated list of awesome RISC-V implementations☆134Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆456Updated 2 weeks ago
- A huge VHDL library for FPGA development☆372Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆264Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- CORE-V Family of RISC-V Cores☆234Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆397Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆311Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆165Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆209Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆260Updated last week
- An abstraction library for interfacing EDA tools☆666Updated 2 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆307Updated 2 months ago