aolofsson / awesome-opensource-hardware-reposLinks
List of awesome open source hardware projects
☆355Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below
Sorting:
- List of awesome semiconductor startups☆675Updated 3 months ago
- ☆359Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆364Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆246Updated last year
- CORE-V Family of RISC-V Cores☆306Updated 9 months ago
- VeeR EL2 Core☆303Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆614Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆391Updated last month
- Communication framework for RTL simulation and emulation.☆303Updated last week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆187Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆281Updated last week
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆567Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆542Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆296Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆274Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆436Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆312Updated this week
- A dependency management tool for hardware projects.☆335Updated this week
- A list of resources related to the open-source FPGA projects☆433Updated 2 years ago
- Fabric generator and CAD tools.☆206Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆220Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆435Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated last year
- A curated list of awesome resources for HDL design and verification☆164Updated last week
- Instruction Set Generator initially contributed by Futurewei☆300Updated 2 years ago