aolofsson / awesome-opensource-hardware-repos
List of awesome open source hardware projects
☆339Updated last year
Related projects ⓘ
Alternatives and complementary repositories for awesome-opensource-hardware-repos
- List of awesome semiconductor startups☆480Updated this week
- ☆293Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated last week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆492Updated last year
- A curated list of awesome resources for HDL design and verification☆139Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆338Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- An abstraction library for interfacing EDA tools☆637Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆444Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- VeeR EL2 Core☆252Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- RISC-V 32-bit microcontroller developed in Verilog☆156Updated 3 weeks ago
- A huge VHDL library for FPGA development☆346Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆265Updated 7 months ago
- List of awesome open source hardware tools, generators, and reusable designs☆1,900Updated 2 months ago
- Common SystemVerilog components☆513Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆266Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆290Updated 2 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆275Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago
- A dependency management tool for hardware projects.☆247Updated 3 weeks ago
- Hardware Description Languages☆966Updated 2 months ago
- FOSS Flow For FPGA☆360Updated 3 weeks ago
- An Open-source FPGA IP Generator☆835Updated this week
- https://caravel-user-project.readthedocs.io☆183Updated this week