List of awesome open source hardware projects
☆360Jan 2, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,391Mar 2, 2026Updated 5 months ago
- List of awesome semiconductor startups☆773May 30, 2026Updated 2 months ago
- ☆33Jan 24, 2020Updated 6 years ago
- Modular hardware build system☆1,197Updated this week
- ☆44Jan 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- ☆413Apr 13, 2023Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- Common SystemVerilog components☆779Jul 29, 2026Updated last week
- Fully opensource spiking neural network accelerator☆177Feb 13, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- Hardware Description Languages☆1,165Jul 9, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 100 Days of RTL☆423Aug 15, 2024Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,893Mar 25, 2026Updated 4 months ago
- An Open-source FPGA IP Generator☆1,132Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆597Jul 19, 2026Updated 3 weeks ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆223Jun 19, 2026Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,113Jul 18, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,855Jul 10, 2026Updated last month
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- The OpenPiton Platform☆808Feb 25, 2026Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog package manager written in Rust☆147Oct 5, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- The UVM written in Python☆564Updated this week
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year