List of awesome open source hardware projects
☆360Jan 2, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-opensource-hardware-repos
Users that are interested in awesome-opensource-hardware-repos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware tools, generators, and reusable designs☆2,310Mar 2, 2026Updated last month
- List of awesome semiconductor startups☆736Feb 26, 2026Updated 2 months ago
- Modular hardware build system☆1,154Updated this week
- ☆33Jan 24, 2020Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆602Jan 3, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆392Apr 13, 2023Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Common SystemVerilog components☆738Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Fully opensource spiking neural network accelerator☆171Feb 13, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- ☆25Jun 23, 2024Updated last year
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,763Mar 25, 2026Updated last month
- An Open-source FPGA IP Generator☆1,087Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆129Jun 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆219Mar 17, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,787Feb 19, 2026Updated 2 months ago
- The OpenPiton Platform☆781Feb 25, 2026Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Verilog package manager written in Rust☆145Oct 5, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated 3 weeks ago
- The UVM written in Python☆534Apr 20, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆290Dec 8, 2025Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆390Feb 26, 2025Updated last year