Alternatives and similar repositories for renode-linux-runner-action

Users that are interested in renode-linux-runner-action are comparing it to the libraries listed below

• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated 3 weeks ago
• modm-io / lbuild
  lbuild: a generic, modular code generator in Python 3
  ☆38Updated last year
• antmicro / grabthecam
  ☆18Updated last year
• antmicro / tuttest
  A simple Python utility for extracting documentation snippets from tutorials.
  ☆14Updated last year
• antmicro / protoplaster
  ☆13Updated last week
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆14Updated 3 months ago
• missinglinkelectronics / libuio
  UserspaceIO helper library
  ☆31Updated last year
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆56Updated 2 months ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆36Updated 9 months ago
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆18Updated 3 weeks ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• antmicro / warp-pipe
  ☆15Updated 9 months ago
• nathanrossi / meta-hdl
  HDL tools layer for OpenEmbedded
  ☆17Updated 8 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆60Updated last year
• wavedrom / datasheet
  datasheet generator
  ☆28Updated this week
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆21Updated last week
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆34Updated 3 months ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆58Updated last year
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆59Updated 3 weeks ago
• Avnet / meta-avnet
  Used for overriding files generated by PetaLinux with Avnet board specific configurations.
  ☆12Updated 2 months ago
• antmicro / sargraph
  ☆13Updated 11 months ago
• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆24Updated last month
• zephyrproject-rtos / action-zephyr-setup
  GitHub Action to set up Zephyr build environment
  ☆15Updated this week
• dbhi / vboard
  Virtual development board for HDL design
  ☆42Updated 2 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 9 months ago
• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆21Updated last year
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆44Updated this week
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 3 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago