antmicro / renode-linux-runner-action
Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals
☆11Updated last year
Alternatives and similar repositories for renode-linux-runner-action:
Users that are interested in renode-linux-runner-action are comparing it to the libraries listed below
- This repository contains sample code integrating Renode with Verilator☆19Updated 2 weeks ago
- ☆18Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- An abstract language model of VHDL written in Python.☆50Updated this week
- datasheet generator☆28Updated 7 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆35Updated 5 months ago
- lbuild: a generic, modular code generator in Python 3☆38Updated last year
- Apache NuttX RTOS on FPGA☆14Updated last year
- A simple Python utility for extracting documentation snippets from tutorials.☆14Updated last year
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆56Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆13Updated 3 weeks ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆56Updated last year
- Visual System Designer local app☆20Updated 9 months ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆11Updated this week
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- UserspaceIO helper library☆30Updated 11 months ago
- ☆12Updated 5 months ago
- ☆12Updated 7 months ago
- ☆22Updated last year
- ☆37Updated this week
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- ☆14Updated 5 months ago
- ☆22Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- ☆19Updated last week
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆57Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year