antmicro / renode-linux-runner-action

Related projects ⓘ

Alternatives and complementary repositories for renode-linux-runner-action

• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆16Updated this week
• antmicro / grabthecam
  ☆18Updated 9 months ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆35Updated 2 months ago
• wavedrom / datasheet
  datasheet generator
  ☆28Updated 3 months ago
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆9Updated 2 months ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆39Updated last year
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated last month
• antmicro / tuttest
  A simple Python utility for extracting documentation snippets from tutorials.
  ☆13Updated last year
• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆15Updated 5 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆54Updated last year
• modm-io / lbuild
  lbuild: a generic, modular code generator in Python 3
  ☆37Updated 11 months ago
• antmicro / warp-pipe
  ☆12Updated 2 months ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 7 months ago
• controlpaths / filterbuilder
  Filter builder tool
  ☆17Updated 2 years ago
• missinglinkelectronics / libuio
  UserspaceIO helper library
  ☆30Updated 8 months ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆53Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• nathanrossi / meta-hdl
  HDL tools layer for OpenEmbedded
  ☆17Updated 3 weeks ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆19Updated 2 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• antmicro / raviewer
  Raw image/video data analyzer
  ☆44Updated last week
• olofk / vidbo
  Virtual Development Board
  ☆57Updated 2 years ago
• controlpaths / litefury_rp5
  Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
  ☆24Updated 8 months ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆42Updated this week
• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• Digilent / Zybo-Z7
  ☆22Updated 4 months ago