Alternatives and similar repositories for raviewer:

Users that are interested in raviewer are comparing it to the libraries listed below

• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆20Updated last year
• antmicro / kenning-pipeline-manager
  ☆19Updated this week
• antmicro / grabthecam
  ☆18Updated last year
• antmicro / renode-linux-runner-action
  Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals
  ☆11Updated last year
• RobertBaruch / amaranth-tutorial
  ☆40Updated 2 years ago
• antmicro / tuttest
  A simple Python utility for extracting documentation snippets from tutorials.
  ☆14Updated last year
• antmicro / warp-pipe
  ☆14Updated 6 months ago
• tektronix / curvequery
  The easy way to download curves from an oscilloscope.
  ☆16Updated 3 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆32Updated 2 weeks ago
• tiagocoutinho / sinstruments
  Simulate any equipment (multimeter, oscilloscope, detectors, motors) over tcp, udp or serial line
  ☆29Updated 2 weeks ago
• LudwigCRON / undulate
  ☆35Updated 6 months ago
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆13Updated last month
• wavedrom / datasheet
  datasheet generator
  ☆28Updated this week
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 6 months ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆58Updated last year
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆59Updated last year
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆41Updated 2 months ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆31Updated 5 years ago
• RonSheely / schemdraw
  ☆56Updated 2 years ago
• intel / multi_power_sequencer
  Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…
  ☆18Updated 3 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆51Updated last week
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆19Updated 3 months ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆38Updated last year
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆18Updated 3 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆36Updated 3 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated 3 months ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 3 years ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last month
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆34Updated 2 years ago
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 2 months ago