antmicro / warp-pipeLinks
☆16Updated last year
Alternatives and similar repositories for warp-pipe
Users that are interested in warp-pipe are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- Small footprint and configurable SPI core☆46Updated last week
- ☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆26Updated 2 years ago
- Small footprint and configurable JESD204B core☆50Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago
- PCIe analyzer experiments☆64Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆60Updated last week
- Xilinx virtual cable server for generic FTDI 4232H.☆60Updated last year
- ☆33Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- cocotb extension for nMigen☆17Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 3 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆112Updated last week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- sample VCD files☆40Updated last month
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- ☆89Updated 3 months ago
- Docker installation of Vivado tooling☆33Updated 5 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆49Updated 3 years ago