antmicro / warp-pipe
☆15Updated 8 months ago
Alternatives and similar repositories for warp-pipe:
Users that are interested in warp-pipe are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆63Updated last month
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆96Updated last year
- assorted library of utility cores for amaranth HDL☆88Updated 7 months ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- ☆33Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆45Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- sump3 logic analyzer☆19Updated last week
- VHDL PCIe Transceiver☆28Updated 4 years ago