antmicro / warp-pipeLinks
☆16Updated last year
Alternatives and similar repositories for warp-pipe
Users that are interested in warp-pipe are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- PCIe analyzer experiments☆61Updated 5 years ago
- ☆23Updated 3 years ago
- Small footprint and configurable SPI core☆43Updated this week
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆151Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 8 months ago
- sump3 logic analyzer☆27Updated 2 weeks ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated this week
- ☆114Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Nitro USB FPGA core☆87Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago