antmicro / warp-pipe
☆12Updated last week
Related projects: ⓘ
- Small footprint and configurable SPI core☆38Updated this week
- FPGA board-level debugging and reverse-engineering tool☆28Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Virtual development board for HDL design☆38Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- cocotb extension for nMigen☆15Updated 2 years ago
- ☆22Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆22Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- ☆42Updated last year
- Python script to transform a VCD file to wavedrom format☆68Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- ☆13Updated 11 months ago
- Dockerized FPGA toolchain experiments☆27Updated 7 months ago
- ☆29Updated 3 years ago
- ☆40Updated 4 years ago
- Open Source AES☆31Updated 5 months ago
- Bitstream relocation and manipulation tool.☆38Updated last year
- PCIe analyzer experiments☆43Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- sample VCD files☆36Updated 7 months ago
- ☆31Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- assorted library of utility cores for amaranth HDL☆77Updated this week