antmicro / warp-pipe
☆14Updated 6 months ago
Alternatives and similar repositories for warp-pipe:
Users that are interested in warp-pipe are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Virtual development board for HDL design☆41Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- cocotb extension for nMigen☆16Updated 3 years ago
- ☆22Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Scripts to build and use docker images including GHDL☆42Updated 4 months ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- sump3 logic analyzer☆19Updated 3 months ago
- A padring generator for ASICs☆25Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- ☆41Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- sample VCD files☆36Updated last year