antmicro / warp-pipeLinks
☆15Updated 10 months ago
Alternatives and similar repositories for warp-pipe
Users that are interested in warp-pipe are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆67Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆79Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆67Updated 4 months ago
- Small footprint and configurable JESD204B core☆45Updated last month
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆44Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- ☆110Updated 2 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- ☆34Updated 4 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 9 months ago