antmicro / warp-pipeLinks
☆16Updated last year
Alternatives and similar repositories for warp-pipe
Users that are interested in warp-pipe are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Updated 2 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- ☆33Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- ☆38Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- ☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- ☆26Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆14Updated 2 years ago