antmicro / kenning-pipeline-manager

Related projects ⓘ

Alternatives and complementary repositories for kenning-pipeline-manager

• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆33Updated 2 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆39Updated last year
• craigjb / fuse-zynq
  Generate Zynq configurations without using the vendor GUI
  ☆30Updated last year
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆9Updated 2 months ago
• FPGA-Research-Manchester / byteman
  Bitstream relocation and manipulation tool.
  ☆40Updated last year
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆17Updated 7 months ago
• StereoNinja / StereoNinjaFPGA
  Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board
  ☆27Updated last year
• openXC7 / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆39Updated this week
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆48Updated last week
• YoWASP / toolchain-demo
  Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board
  ☆11Updated 10 months ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆20Updated 4 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆32Updated last week
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated last month
• antmicro / embench-tester
  ☆13Updated last year
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆73Updated 2 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• openXC7 / xc7k325t-blinky-nextpnr
  ☆43Updated last year
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆51Updated last year
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆22Updated last week
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆40Updated 2 months ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆53Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆27Updated this week
• MichaelBell / tinyQV
  A Risc-V SoC for Tiny Tapeout
  ☆11Updated this week
• b224hisl / rioschip
  ☆33Updated last year
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆43Updated this week