antmicro / kenning-pipeline-manager
☆21Updated last week
Alternatives and similar repositories for kenning-pipeline-manager
Users that are interested in kenning-pipeline-manager are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- sump3 logic analyzer☆19Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆27Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆58Updated last year
- ☆18Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Updated last year
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- FPGA examples on Google Colab☆22Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆36Updated 8 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Robotic Application Processor☆23Updated 3 years ago
- ☆15Updated 8 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- LiteX development baseboards arround the SQRL Acorn.☆63Updated 2 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- Fault Injection Automatic Test Equipment☆14Updated 3 years ago