Alternatives and similar repositories for kenning-pipeline-manager:

Users that are interested in kenning-pipeline-manager are comparing it to the libraries listed below

• antmicro / grabthecam
  ☆18Updated last year
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆30Updated 2 weeks ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆35Updated 2 months ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated last year
• antmicro / gmsl-serializer
  Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories
  ☆11Updated 4 months ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago
• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆13Updated 3 weeks ago
• craigjb / fuse-zynq
  Generate Zynq configurations without using the vendor GUI
  ☆30Updated last year
• StereoNinja / StereoNinjaFPGA
  Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board
  ☆28Updated last year
• aignacio / mpsoc_example
  ☆59Updated 3 years ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆18Updated 2 months ago
• antmicro / hardware-components
  ☆24Updated last month
• AEW2015 / fpga-colab
  FPGA examples on Google Colab
  ☆19Updated 10 months ago
• RobertBaruch / amaranth-exercises
  ☆23Updated 6 months ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated 2 weeks ago
• efabless / raptor
  Arm Cortex-M0 based Customizable SoC for IoT Applications
  ☆12Updated 4 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆18Updated 4 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆94Updated 7 months ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆19Updated 3 months ago
• antmicro / sargraph
  ☆12Updated 7 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆50Updated last month
• briansune / USB-PD-3.1-Verilog
  USB-PD-3.1-Verilog
  ☆12Updated 10 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆65Updated 8 months ago
• openXC7 / openXC7-snap
  snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support
  ☆28Updated 7 months ago