antmicro / kenning-pipeline-managerLinks
☆21Updated this week
Alternatives and similar repositories for kenning-pipeline-manager
Users that are interested in kenning-pipeline-manager are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 8 months ago
- sump3 logic analyzer☆24Updated 3 months ago
- Example of how to get started with olofk/fusesoc.☆17Updated 4 years ago
- ☆31Updated last month
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- Nix flake for openXC7☆41Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Virtual Development Board☆60Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 4 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- ☆43Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- Docker installation of Vivado tooling☆23Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- A pipelined RISC-V processor☆57Updated last year
- ☆16Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month