kuznia-rdzeni / coreblocks
RISC-V out-of-order core for education and research purposes
☆37Updated this week
Related projects ⓘ
Alternatives and complementary repositories for coreblocks
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- PicoRV☆43Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- RFCs for changes to the Amaranth language and standard components☆17Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- ☆22Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆25Updated 2 months ago
- CoreScore☆135Updated 2 months ago
- Unofficial Yosys WebAssembly packages☆66Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- cocotb extension for nMigen☆15Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆72Updated 2 months ago
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- Doom classic port to lightweight RISC‑V☆81Updated 2 years ago
- Board definitions for Amaranth HDL☆107Updated 3 weeks ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆29Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Nix flake for openXC7☆26Updated 2 months ago