RISC-V out-of-order core for education and research purposes
☆81Mar 3, 2026Updated last week
Alternatives and similar repositories for coreblocks
Users that are interested in coreblocks are comparing it to the libraries listed below
Sorting:
- Hardware transactions library for Amaranth☆23Updated this week
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- HW Design Collateral for Caliptra RoT IP☆133Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆18Updated this week
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated last week
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- Awesome projects using the Amaranth HDL☆19Feb 6, 2025Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 1, 2026Updated last week
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Adds support for the PostgreSQL ltree extension to Diesel☆23Dec 17, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆21Oct 26, 2025Updated 4 months ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- ☆19Oct 6, 2025Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆18Oct 24, 2023Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Mar 3, 2026Updated last week
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- A reference book on M-Profile Vector Extensions (MVE) for Arm Cortex-M Processors☆19Jun 16, 2025Updated 8 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆21May 16, 2025Updated 9 months ago
- ☆20Mar 3, 2026Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- ☆47Jul 2, 2023Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 6 months ago