antmicro / kenning
☆56Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for kenning
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆62Updated 2 years ago
- ☆17Updated 2 months ago
- GitHub Action allowing to run tests in the Renode framework☆16Updated last month
- PYNQ support and examples for Kria SOMs☆91Updated 2 months ago
- ☆12Updated 2 months ago
- ☆18Updated 9 months ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆51Updated last week
- ☆17Updated last month
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆82Updated last year
- Kria Vitis platforms and overlays☆87Updated last month
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆63Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆79Updated 3 months ago
- Renode - virtual development tool for multinode embedded networks☆29Updated this week
- The EEMBC EnergyRunner application framework for the MLPerf Tiny benchmark.☆16Updated last year
- ☆40Updated 3 years ago
- ☆122Updated 7 months ago
- Temporary repo to gather information about the Kria KV260 board☆56Updated 3 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Pythonic, Really Awesome V4L2 utility☆17Updated 8 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆26Updated this week
- VCD viewer☆79Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- ☆99Updated 9 months ago
- Extendable Translating Instruction Set Simulator☆29Updated 3 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆88Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆195Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated this week
- ☆16Updated last week
- RISC-V Verification Interface☆74Updated 2 months ago