PrincetonUniversity / Duet
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Duet
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆15Updated 3 years ago
- ☆57Updated last year
- DASS HLS Compiler☆27Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- HLS for Networks-on-Chip☆30Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- ☆86Updated 8 months ago
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- ☆11Updated last year
- ☆51Updated 9 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- CGRA framework with vectorization support.☆19Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- Next generation CGRA generator☆106Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago