PrincetonUniversity / Duet
☆15Updated last year
Alternatives and similar repositories for Duet:
Users that are interested in Duet are comparing it to the libraries listed below
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- ☆57Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- A Rocket-based RISC-V superscalar in-order core☆29Updated last week
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- ☆15Updated 3 years ago
- DASS HLS Compiler☆28Updated last year
- CGRA framework with vectorization support.☆24Updated this week
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Next generation CGRA generator☆108Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆52Updated this week
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆86Updated 11 months ago
- ☆19Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆60Updated 7 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago