PrincetonUniversity / DuetLinks
☆14Updated 2 years ago
Alternatives and similar repositories for Duet
Users that are interested in Duet are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆60Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- ☆62Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆22Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆42Updated last week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 9 months ago
- Next generation CGRA generator☆118Updated last week
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- ☆90Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆24Updated 5 years ago
- ☆108Updated last year