PrincetonUniversity / Duet
☆15Updated last year
Alternatives and similar repositories for Duet:
Users that are interested in Duet are comparing it to the libraries listed below
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- ☆57Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- CGRA framework with vectorization support.☆21Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- ☆86Updated 10 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Next generation CGRA generator☆108Updated this week
- DASS HLS Compiler☆27Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆58Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- ☆19Updated last year
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆82Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago