PrincetonUniversity / DuetLinks
☆14Updated 2 years ago
Alternatives and similar repositories for Duet
Users that are interested in Duet are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- CGRA framework with vectorization support.☆41Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆88Updated 2 weeks ago
- ☆61Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated 2 weeks ago
- ☆60Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- ☆87Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆60Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 8 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- high-performance RTL simulator☆184Updated last year
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 5 months ago