AmeerAbdelhadi / Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAMView external linksLinks
Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)
☆24Nov 10, 2024Updated last year
Alternatives and similar repositories for Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM
Users that are interested in Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM are comparing it to the libraries listed below
Sorting:
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆21Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Switched SRAM-based Multi-ported RAM☆17Nov 10, 2024Updated last year
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- ☆22Sep 16, 2021Updated 4 years ago
- fpga based nes box☆22Sep 20, 2021Updated 4 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- ☆35Jun 9, 2022Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆44Jul 21, 2022Updated 3 years ago
- This NodeJS app joins Zwift with fitness machines running iFit® over Wi-Fi/Bluetooth.☆10Jun 24, 2022Updated 3 years ago
- ☆10Oct 11, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- candlestick chart view on iOS, written in objective-c☆12Jan 20, 2017Updated 9 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- ☆20Nov 16, 2014Updated 11 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Jewel: Resource-Efficient Joint Packet and Flow Level Inference in Programmable Switches☆12Mar 18, 2024Updated last year
- ☆11Aug 8, 2018Updated 7 years ago