AmeerAbdelhadi / Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAMLinks
Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)
☆23Updated 6 months ago
Alternatives and similar repositories for Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM
Users that are interested in Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM are comparing it to the libraries listed below
Sorting:
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Ethernet interface modules for Cocotb☆65Updated last year
- ☆16Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆74Updated 6 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆75Updated 10 years ago
- Systemverilog DPI-C call Python function☆23Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- ☆26Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆58Updated 4 years ago
- ☆28Updated 4 years ago
- Open-Channel Open-Way Flash Controller☆16Updated 3 years ago