AmeerAbdelhadi / Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAMLinks
Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)
☆23Updated 7 months ago
Alternatives and similar repositories for Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM
Users that are interested in Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM are comparing it to the libraries listed below
Sorting:
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆16Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆74Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Ethernet interface modules for Cocotb☆67Updated last year
- Systemverilog DPI-C call Python function☆25Updated 4 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Ethernet 10GE MAC☆45Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- ☆75Updated 10 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- ☆59Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- round robin arbiter☆74Updated 10 years ago