grg / parser-gen
Network packet parser generator
☆51Updated 4 years ago
Alternatives and similar repositories for parser-gen:
Users that are interested in parser-gen are comparing it to the libraries listed below
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- P4-14/16 Bluespec Compiler☆83Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- AMD OpenNIC Shell includes the HDL source files☆107Updated last month
- Network Development Kit (NDK) for FPGA cards with example application☆48Updated this week
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated last month
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆30Updated 9 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆45Updated last year
- ☆60Updated last week
- ☆51Updated 7 months ago
- ☆45Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆12Updated 8 years ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- A home for Genesis2 sources.☆40Updated this week
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- ESnet SmartNIC hardware design repository.☆45Updated last week
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆24Updated 7 months ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- NetFPGA-SUME public repository☆113Updated 9 years ago
- ☆45Updated 2 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- ☆16Updated 3 years ago