grg / parser-genLinks
Network packet parser generator
☆51Updated 4 years ago
Alternatives and similar repositories for parser-gen
Users that are interested in parser-gen are comparing it to the libraries listed below
Sorting:
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- P4-14/16 Bluespec Compiler☆86Updated 7 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆53Updated last week
- AMD OpenNIC Shell includes the HDL source files☆117Updated 5 months ago
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- ☆32Updated 9 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 4 months ago
- Verilog PCI express components☆22Updated last year
- ☆48Updated 2 years ago
- ☆51Updated 10 months ago
- ☆62Updated 3 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆28Updated 10 months ago
- NetFPGA-SUME public repository☆113Updated 10 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- ☆46Updated 5 years ago
- A home for Genesis2 sources.☆42Updated this week
- ☆16Updated 3 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago