Network packet parser generator
☆53Sep 11, 2020Updated 5 years ago
Alternatives and similar repositories for parser-gen
Users that are interested in parser-gen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A platform for emulating Virtio devices with FPGAs☆27Mar 31, 2021Updated 5 years ago
- A home for Genesis2 sources.☆47Apr 29, 2026Updated last month
- ☆57Jun 22, 2022Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆106Feb 22, 2023Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FlowBlaze: Stateful Packet Processing in Hardware☆72Nov 16, 2022Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- ☆35Jun 9, 2022Updated 4 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆31Apr 26, 2022Updated 4 years ago
- A code generator for packet-processing pipelines based on end-to-end program synthesis☆12Jan 19, 2022Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆35Jul 19, 2024Updated last year
- Portable NIC Architecture☆60Jun 2, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆61Feb 27, 2022Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Ideas for P4 Projects.☆15Sep 18, 2024Updated last year
- tools for network emulation and analysis☆11Mar 1, 2016Updated 10 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆94Aug 25, 2025Updated 9 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Mar 22, 2026Updated 2 months ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- ☆14Aug 3, 2020Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆37Oct 26, 2021Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- Finding bugs in P4 compilers using translation validation.☆39Nov 4, 2025Updated 7 months ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago