Network packet parser generator
☆55Sep 11, 2020Updated 6 years ago
Alternatives and similar repositories for parser-gen
Users that are interested in parser-gen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Dec 16, 2021Updated 4 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- A home for Genesis2 sources.☆47Oct 15, 2026Updated 2 weeks ago
- ☆56Jun 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆32Apr 26, 2022Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆107Feb 22, 2023Updated 3 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 4 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆38Jul 19, 2024Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A code generator for packet-processing pipelines based on end-to-end program synthesis☆12Jan 19, 2022Updated 4 years ago
- ☆15Sep 10, 2017Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- ☆11Jun 21, 2024Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆62Feb 27, 2022Updated 4 years ago
- Portable NIC Architecture☆61Jun 2, 2026Updated 4 months ago
- Open-NVM Software Source Code☆10Jul 3, 2015Updated 11 years ago
- BB-Gen: Packet Crafter☆17Aug 2, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 3 years ago
- ☆11Apr 3, 2020Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- tools for network emulation and analysis☆11Mar 1, 2016Updated 10 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- FPU Generator☆21Updated this week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- AmorphOS open source FPGA operating system project☆10Apr 16, 2020Updated 6 years ago