Alternatives and similar repositories for parser-gen

Users that are interested in parser-gen are comparing it to the libraries listed below

• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆131Updated 9 months ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆47Updated 2 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆87Updated 7 years ago
• Xilinx / HLS_packet_processing
  ☆48Updated 5 years ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆87Updated 5 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆69Updated 9 months ago
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆132Updated 4 years ago
• CESNET / ndk-fpga
  Network Development Kit (NDK) for FPGA cards with example application
  ☆67Updated this week
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆58Updated this week
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆53Updated 2 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆40Updated 7 years ago
• NetFPGA / NetFPGA-SUME-public
  NetFPGA-SUME public repository
  ☆112Updated 10 years ago
• NetFPGA / NetFPGA-public
  NetFPGA public repository
  ☆181Updated 5 years ago
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Updated 2 months ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆54Updated 2 years ago
• tymonx / virtio
  Virtio implementation in SystemVerilog
  ☆47Updated 7 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆50Updated 9 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆175Updated 2 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆154Updated 2 months ago
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆114Updated 3 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆28Updated 5 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 8 months ago
• forconesi / nfmac10g
  Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
  ☆68Updated 8 years ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆67Updated 7 years ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆64Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆218Updated last year
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆288Updated 2 years ago
• lucasbrasilino / net2axis
  Verilog network module. Models network traffic from pcap to AXI-Stream
  ☆23Updated 4 years ago