johan92 / fpga-hash-tableLinks
Simple hash table on Verilog (SystemVerilog)
☆50Updated 9 years ago
Alternatives and similar repositories for fpga-hash-table
Users that are interested in fpga-hash-table are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- ☆66Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- Ethernet interface modules for Cocotb☆70Updated 3 weeks ago
- PCI express simulation framework for Cocotb☆178Updated 3 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- ☆79Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated last week
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆20Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆48Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆78Updated 10 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month