johan92 / fpga-hash-tableLinks
Simple hash table on Verilog (SystemVerilog)
☆49Updated 9 years ago
Alternatives and similar repositories for fpga-hash-table
Users that are interested in fpga-hash-table are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Ethernet switch implementation written in Verilog☆51Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆62Updated 4 years ago
- Ethernet interface modules for Cocotb☆68Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- PCI express simulation framework for Cocotb☆170Updated 3 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆66Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- This repo contains the Limago code☆86Updated 2 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- Verilog PCI express components☆23Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆107Updated this week
- ☆73Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- ☆77Updated 10 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 8 months ago