Simple hash table on Verilog (SystemVerilog)
☆55Apr 3, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-hash-table
Users that are interested in fpga-hash-table are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆35Nov 3, 2025Updated 11 months ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆72Aug 21, 2025Updated last year
- White Rabbit HSR gateware development. Forked from OHWR☆10Jun 23, 2016Updated 10 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆977Oct 21, 2026Updated last week
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆38Jul 19, 2024Updated 2 years ago
- compilers for arithmetic circuits☆14May 17, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- ☆22Nov 7, 2019Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- A minimal toy async-await executor in web assembly☆11Oct 8, 2019Updated 7 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- FPGA accelerated ray tracer, implemented in C++ and HLS☆29May 10, 2016Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago