Simple hash table on Verilog (SystemVerilog)
☆52Apr 3, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-hash-table
Users that are interested in fpga-hash-table are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 6 months ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆70Jul 25, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆19Feb 16, 2024Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Akka Cluster for Value-at-Risk calculation☆13May 2, 2014Updated 12 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- ☆59Jul 11, 2024Updated last year
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- NetFPGA 1G infrastructure and gateware☆390Apr 11, 2019Updated 7 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 9 months ago