johan92 / fpga-hash-tableLinks
Simple hash table on Verilog (SystemVerilog)
☆50Updated 9 years ago
Alternatives and similar repositories for fpga-hash-table
Users that are interested in fpga-hash-table are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆67Updated 4 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- ☆27Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- ☆79Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 11 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆120Updated last week
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago