Various utilities for working with FPGAs
☆13Mar 30, 2016Updated 9 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆14May 11, 2017Updated 8 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 5 months ago
- Verilog UART☆536Feb 27, 2025Updated last year
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- I2C models for cocotb☆41Sep 7, 2025Updated 5 months ago
- ☆13Apr 12, 2023Updated 2 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 5 years ago
- python clone of openclaw , Jarvis is coming.☆30Updated this week
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- 数字信号处理 16QAM信号调制与解调☆13Jan 27, 2021Updated 5 years ago
- Library for MCP25625 click board☆10Jul 14, 2016Updated 9 years ago
- ☆13Feb 28, 2016Updated 10 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- SystemVerilog file list pruner☆16Updated this week
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆12Aug 26, 2020Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 7 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Jan 28, 2026Updated last month
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago