alexforencich / fpga-utilsLinks
Various utilities for working with FPGAs
☆13Updated 9 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Ethernet interface modules for Cocotb☆65Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- ☆32Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago
- UART -> AXI Bridge☆61Updated 3 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- LZW Compressoion algorithm in verilog☆16Updated 11 years ago
- ☆18Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago