alexforencich / fpga-utilsLinks
Various utilities for working with FPGAs
☆13Updated 9 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- UART models for cocotb☆29Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- ☆11Updated 3 years ago
- I2C models for cocotb☆35Updated 3 months ago
- 10G Low Latency Ethernet☆55Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆65Updated 7 months ago
- Ethernet interface modules for Cocotb☆67Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆32Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- ☆18Updated 8 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆37Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆39Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago