Various utilities for working with FPGAs
☆13Mar 30, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆14May 11, 2017Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog digital signal processing components☆187Oct 30, 2022Updated 3 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Verilog UART☆574Feb 27, 2025Updated last year
- Verilog wishbone components☆133Jan 5, 2024Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Core Components for the Gaudi-based Key4hep Framework☆13Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago
- Ethernet interface modules for Cocotb☆80Jun 20, 2026Updated last month
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 5 years ago
- This repository consists of all chipdev.io practice questions☆26Oct 11, 2023Updated 2 years ago
- IPbus Builder Tool☆15Apr 28, 2026Updated 2 months ago
- perform a static stateless 2-way NAT with iptables☆14Dec 27, 2014Updated 11 years ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ShipAI simplified to medium tutorial☆16Dec 12, 2018Updated 7 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆18Apr 17, 2021Updated 5 years ago
- ☆13Dec 1, 2024Updated last year
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- myhdl.org website☆13Dec 22, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Jul 5, 2026Updated 2 weeks ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- This repo contains the Limago code☆94May 8, 2025Updated last year
- Verilog code for scanning a four by four matrix keypad.☆13May 26, 2021Updated 5 years ago