alexforencich / fpga-utilsLinks
Various utilities for working with FPGAs
☆13Updated 9 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Ethernet interface modules for Cocotb☆73Updated 4 months ago
- UART models for cocotb☆32Updated 4 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆73Updated last week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Single Port RAM, Dual Port RAM, FIFO☆30Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- Repository gathering basic modules for CDC purpose☆57Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- A simple DDR3 memory controller☆61Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆41Updated 6 years ago
- I2C models for cocotb☆38Updated 4 months ago
- ☆26Updated 2 years ago
- ☆33Updated 2 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 10 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- FPGA and Digital ASIC Build System☆81Updated 2 weeks ago
- ☆18Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last month
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated 2 years ago