Various utilities for working with FPGAs
☆13Mar 30, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆14May 11, 2017Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- Verilog digital signal processing components☆189Oct 30, 2022Updated 3 years ago
- Verilog UART☆575Feb 27, 2025Updated last year
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Core Components for the Gaudi-based Key4hep Framework☆14Updated this week
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago
- Ethernet interface modules for Cocotb☆81Jun 20, 2026Updated last month
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 5 years ago
- This repository consists of all chipdev.io practice questions☆29Oct 11, 2023Updated 2 years ago
- IPbus Builder Tool☆15Apr 28, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- perform a static stateless 2-way NAT with iptables☆14Dec 27, 2014Updated 11 years ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- ShipAI simplified to medium tutorial☆16Dec 12, 2018Updated 7 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated last week
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- ☆13Dec 1, 2024Updated last year
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- myhdl.org website☆13Dec 22, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆10Jul 5, 2026Updated last month
- Computational Modelling in Neuroscience☆18Jan 3, 2016Updated 10 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago