alexforencich / fpga-utils
Various utilities for working with FPGAs
☆11Updated 8 years ago
Alternatives and similar repositories for fpga-utils:
Users that are interested in fpga-utils are comparing it to the libraries listed below
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- UART models for cocotb☆26Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 8 years ago
- ☆18Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Extensible FPGA control platform☆59Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆62Updated 5 months ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- AXI Stream UART (verilog)☆11Updated 5 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- Open FPGA Modules☆23Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- I2C models for cocotb☆31Updated last week
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago