Various utilities for working with FPGAs
☆13Mar 30, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-utils
Users that are interested in fpga-utils are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆14May 11, 2017Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Python HPGL parsing library☆22Nov 25, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog digital signal processing components☆195Oct 30, 2022Updated 3 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Explore possible usage of dapp☆16Jun 27, 2018Updated 8 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Core Components for the Gaudi-based Key4hep Framework☆14Updated this week
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated last month
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 6 years ago
- IPbus Builder Tool☆15Sep 3, 2026Updated last month
- ShipAI simplified to medium tutorial☆16Dec 12, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- ☆13Dec 1, 2024Updated last year
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- myhdl.org website☆13Dec 22, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Source code for 'Numerical Python' by Robert Johansson☆64Mar 28, 2017Updated 9 years ago
- ☆10Oct 2, 2026Updated last week
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Computational Modelling in Neuroscience☆18Jan 3, 2016Updated 10 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago