TCAM (Ternary Content-Addressable Memory) in Verilog
☆59Oct 9, 2023Updated 3 years ago
Alternatives and similar repositories for tcam
Users that are interested in tcam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆39Jul 19, 2024Updated 2 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Dec 16, 2021Updated 4 years ago
- ☆10Jan 30, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- ESnet SmartNIC hardware design repository.☆68Oct 15, 2026Updated 2 weeks ago
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆16Jan 15, 2024Updated 2 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- Network packet parser generator☆55Sep 11, 2020Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆46Jul 21, 2022Updated 4 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 4 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- ☆92May 4, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Netcope P4 Examples☆13Jan 7, 2020Updated 6 years ago
- FAST☆40Nov 11, 2016Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Portable NIC Architecture☆61Jun 2, 2026Updated 5 months ago
- ☆56Jun 22, 2022Updated 4 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆34Jul 9, 2025Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- ☆23Sep 16, 2021Updated 5 years ago
- ☆19Oct 18, 2026Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month