TCAM (Ternary Content-Addressable Memory) in Verilog
☆56Oct 9, 2023Updated 2 years ago
Alternatives and similar repositories for tcam
Users that are interested in tcam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- ☆30Jul 9, 2025Updated 9 months ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆22Nov 10, 2024Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ESnet SmartNIC hardware design repository.☆64Apr 17, 2026Updated 2 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- AMD OpenNIC Project Overview☆322Dec 20, 2022Updated 3 years ago
- ☆57Jun 22, 2022Updated 3 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- Portable NIC Architecture☆60Feb 15, 2024Updated 2 years ago
- ☆22Sep 16, 2021Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- Repository for "GIST: Distributed training for large-scale graph convolutional networks"☆15Jan 14, 2023Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 2 years ago
- fpga based nes box☆22Sep 20, 2021Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated 2 years ago
- ☆27Apr 28, 2021Updated 5 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆45Jul 21, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffr…☆12May 31, 2021Updated 4 years ago
- ☆11Oct 22, 2020Updated 5 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Prototyping networks with P4☆22Aug 9, 2019Updated 6 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- gradient boosting decision tree☆11Jul 11, 2018Updated 7 years ago