mcjtag / tcamLinks
TCAM (Ternary Content-Addressable Memory) in Verilog
☆53Updated last year
Alternatives and similar repositories for tcam
Users that are interested in tcam are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆110Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆78Updated 10 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- PCI express simulation framework for Cocotb☆173Updated last week
- ☆64Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- Ethernet interface modules for Cocotb☆69Updated last week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 weeks ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- This repo contains the Limago code☆86Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 9 months ago
- ☆78Updated 3 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆29Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 10 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- BlackParrot on Zynq☆46Updated 6 months ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆174Updated last week
- Xilinx AXI VIP example of use☆42Updated 4 years ago