pgroupATusc / fasthashLinks
Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆26Updated 3 years ago
Alternatives and similar repositories for fasthash
Users that are interested in fasthash are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- ☆25Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- ☆77Updated 10 years ago
- This repo contains the Limago code☆86Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- ☆24Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- Public release☆57Updated 5 years ago
- DaCH: dataflow cache for high-level synthesis.☆18Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- VNx: Vitis Network Examples☆151Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆118Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆27Updated 5 years ago