pgroupATusc / fasthash
Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆22Updated 2 years ago
Alternatives and similar repositories for fasthash:
Users that are interested in fasthash are comparing it to the libraries listed below
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆23Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆63Updated last year
- ☆23Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- corundum work on vu13p☆18Updated last year
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆11Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆13Updated 2 years ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆26Updated 5 years ago
- ☆35Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆20Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 3 months ago