Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆27Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for fasthash
Users that are interested in fasthash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- ☆10Mar 4, 2021Updated 5 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 3 weeks ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆42Jul 24, 2024Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- ☆37Updated this week
- 10G Low Latency Ethernet☆110Jul 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆35Nov 3, 2025Updated 10 months ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- ☆20Aug 6, 2026Updated last month
- Various Notes and Tutorials☆37Sep 9, 2024Updated 2 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 5 years ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated last month
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago