pgroupATusc / fasthash
Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for fasthash
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- ☆22Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- ☆22Updated 5 years ago
- corundum work on vu13p☆17Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆17Updated 9 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆14Updated 2 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- BlackParrot on Zynq☆25Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆24Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆41Updated last year
- ☆23Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week