pgroupATusc / fasthashLinks
Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆25Updated 3 years ago
Alternatives and similar repositories for fasthash
Users that are interested in fasthash are comparing it to the libraries listed below
Sorting:
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- corundum work on vu13p☆22Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- ☆26Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- ☆79Updated 11 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 11 months ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆23Updated 10 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆69Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆28Updated 6 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆34Updated last year
- AMD OpenNIC Shell includes the HDL source files☆134Updated 11 months ago
- ☆28Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆24Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago