pgroupATusc / fasthash
Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆24Updated 3 years ago
Alternatives and similar repositories for fasthash
Users that are interested in fasthash are comparing it to the libraries listed below
Sorting:
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆23Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- ☆23Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆27Updated 5 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆11Updated last year
- ☆56Updated 4 years ago
- ☆25Updated last year
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆14Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- ☆14Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year