Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
☆27Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for fasthash
Users that are interested in fasthash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- ☆10Mar 4, 2021Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 5 months ago
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆14Aug 12, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆42Jul 24, 2024Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- ☆37Apr 10, 2026Updated 4 months ago
- 10G Low Latency Ethernet☆109Jul 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 9 months ago
- ☆20Aug 6, 2026Updated 3 weeks ago
- Various Notes and Tutorials☆37Sep 9, 2024Updated last year
- ☆33Jul 15, 2026Updated last month
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆177Mar 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Description Language Translator☆19Aug 7, 2026Updated 3 weeks ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A mesh to pointcloud converter with FPS algorithm and HDF5 output generator☆12Mar 25, 2023Updated 3 years ago
- Research paper list for host networking: in a system view☆11Jan 2, 2025Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago