matbi86 / 01_ai_accelerator_basic_for_student
ai_accelerator_basic_for_student (no solve)
☆12Updated 5 years ago
Alternatives and similar repositories for 01_ai_accelerator_basic_for_student:
Users that are interested in 01_ai_accelerator_basic_for_student are comparing it to the libraries listed below
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- ☆31Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- ☆107Updated 4 years ago
- ☆16Updated 2 weeks ago
- ☆63Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆29Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- AXI Interconnect☆47Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago