matbi86 / 01_ai_accelerator_basic_for_student
ai_accelerator_basic_for_student (no solve)
☆12Updated 5 years ago
Alternatives and similar repositories for 01_ai_accelerator_basic_for_student:
Users that are interested in 01_ai_accelerator_basic_for_student are comparing it to the libraries listed below
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- ☆31Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆104Updated 4 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆83Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆91Updated 3 years ago
- Verilog implementation of Softmax function☆62Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆10Updated 7 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- ☆63Updated 6 years ago