matbi86 / 01_ai_accelerator_basic_for_studentLinks
ai_accelerator_basic_for_student (no solve)
☆12Updated 5 years ago
Alternatives and similar repositories for 01_ai_accelerator_basic_for_student
Users that are interested in 01_ai_accelerator_basic_for_student are comparing it to the libraries listed below
Sorting:
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- IC implementation of TPU☆129Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆78Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆100Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- ☆115Updated 5 years ago
- ☆34Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆173Updated this week
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆52Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- AMD University Program HLS tutorial☆103Updated 10 months ago
- ☆65Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 6 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago