matbi86 / 01_ai_accelerator_basic_for_studentLinks
ai_accelerator_basic_for_student (no solve)
☆12Updated 5 years ago
Alternatives and similar repositories for 01_ai_accelerator_basic_for_student
Users that are interested in 01_ai_accelerator_basic_for_student are comparing it to the libraries listed below
Sorting:
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆161Updated last year
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- IC implementation of TPU☆132Updated 5 years ago
- ☆117Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- ☆36Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- AMD University Program HLS tutorial☆108Updated 11 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆66Updated 6 years ago