Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outputs a compiled layout file. The default output format is JSON, optionally GDS.
☆34Jun 22, 2025Updated 8 months ago
Alternatives and similar repositories for ciccreator
Users that are interested in ciccreator are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆47Jan 29, 2025Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆14May 30, 2024Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆118Nov 21, 2025Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- A python3 gm/ID starter kit☆65Jan 26, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Feb 23, 2026Updated last week
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 2 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- ☆339Jan 13, 2026Updated last month
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- ☆14Feb 3, 2025Updated last year
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- ☆12May 29, 2020Updated 5 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Opulent Voice Modulator and Demodulator in C++ (GPL)☆15Updated this week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- Files for Advanced Integrated Circuits☆36Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- BAG framework☆33Dec 27, 2024Updated last year