wulffern / ciccreator
Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outputs a compiled layout file. The default output format is JSON, optionally GDS.
☆21Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for ciccreator
- SAR ADC on tiny tapeout☆35Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- A padring generator for ASICs☆22Updated last year
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆39Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆24Updated last month
- ☆36Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- ☆22Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆21Updated 4 years ago
- ☆29Updated 3 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆21Updated 4 years ago
- ☆31Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆54Updated this week
- An automatic clock gating utility☆43Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 9 months ago
- Open Analog Design Environment☆22Updated last year