rnunes2311 / tt07-12bit_SAR_ADC
12 bit SAR ADC for TinyTapeout 7
☆12Updated 11 months ago
Alternatives and similar repositories for tt07-12bit_SAR_ADC:
Users that are interested in tt07-12bit_SAR_ADC are comparing it to the libraries listed below
- ☆30Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆16Updated 11 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Efabless mpw7 submission☆13Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- SAR ADC on tiny tapeout☆38Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆47Updated last month
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Skywaters 130nm Klayout PDK☆23Updated 3 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆27Updated last month
- ☆20Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- Online viewer of Xschem schematic files☆23Updated 4 months ago