vincentfusco / tt06_555
An open-source 555 timer
☆17Updated 5 months ago
Alternatives and similar repositories for tt06_555:
Users that are interested in tt06_555 are comparing it to the libraries listed below
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- ☆31Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆40Updated 2 years ago
- Skywaters 130nm Klayout PDK☆22Updated 2 weeks ago
- ☆39Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 3 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- Circuit Automatic Characterization Engine☆47Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Home of the open-source EDA course.☆32Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 3 months ago
- An automatic clock gating utility☆43Updated 7 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated last week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆18Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 7 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 7 months ago
- ☆12Updated 7 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆109Updated 3 years ago