vincentfusco / tt06_555View external linksLinks
An open-source 555 timer
☆23Aug 27, 2024Updated last year
Alternatives and similar repositories for tt06_555
Users that are interested in tt06_555 are comparing it to the libraries listed below
Sorting:
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 10 months ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆21May 30, 2024Updated last year
- ☆21Feb 5, 2026Updated last week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- ☆23Oct 10, 2023Updated 2 years ago
- ☆33Feb 5, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- ☆13Mar 25, 2022Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Jun 22, 2025Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- Scanning in the middlelayer, v2☆10Updated this week
- Open Source HVS for geiger counters.☆10Jan 20, 2026Updated 3 weeks ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Hacking Paulig Muki☆10May 22, 2017Updated 8 years ago
- FRU Generator YAML☆16Oct 20, 2025Updated 3 months ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- ☆38Dec 29, 2022Updated 3 years ago
- Full firmware for the KIWI Ki☆10May 27, 2016Updated 9 years ago
- A simple syscall tracer☆17Oct 5, 2024Updated last year
- ooesili does dotfiles☆18Jul 19, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆14Feb 3, 2025Updated last year
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago