An open-source 555 timer
☆27Aug 27, 2024Updated last year
Alternatives and similar repositories for tt06_555
Users that are interested in tt06_555 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- ☆23Oct 10, 2023Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆20Jun 16, 2022Updated 4 years ago
- Nix flake for more up-to-date versions of EDA tools☆27Jun 15, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- Open Source HVS for geiger counters.☆11Jan 20, 2026Updated 5 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆21Jun 26, 2026Updated last week
- ☆13Mar 25, 2022Updated 4 years ago
- This project performs a simulation of N and P-type MOSFET transistors. Next, the creation of logic gates is performed using the simulate…☆11Oct 17, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- My studies on context-free grammar, using ANTLR4 (C++) to generate the parser files. Some basics are developed, such as token processing…☆11Oct 17, 2022Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- ☆11Jun 7, 2024Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- wafer.space GF180MCU Run 1☆35Apr 27, 2026Updated 2 months ago
- Minimal UART client in Golang that dumps LPC1343 chips that are locked at CRP1.☆20Feb 27, 2021Updated 5 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 📚 PDF reader made in Electron and Javascript, using the PDF.js library. It has automatic translation feature when selecting a text excer…☆11Oct 17, 2022Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- a simple translating driver for unipolar stepper motors☆12Jan 30, 2024Updated 2 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆59Nov 16, 2025Updated 7 months ago
- Tvheadend is a TV streaming server for Linux supporting DVB-S, DVB-S2, DVB-C, DVB-T, ATSC, IPTV, and Analog video (V4L) as input sources.☆18Mar 1, 2019Updated 7 years ago
- FFT-accelerated inductance extractor for voxelized structures☆19Jan 2, 2020Updated 6 years ago
- ☆37Jul 1, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Apr 7, 2022Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- ☆15May 17, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago