luunguyen97 / DPU-TRD-ZCU104View external linksLinks
☆15Mar 22, 2021Updated 4 years ago
Alternatives and similar repositories for DPU-TRD-ZCU104
Users that are interested in DPU-TRD-ZCU104 are comparing it to the libraries listed below
Sorting:
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- ☆499Jan 16, 2026Updated last month
- This store contains Configurable Example Designs.☆51Jan 28, 2026Updated 2 weeks ago
- ☆104Nov 30, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- ☆10Feb 10, 2026Updated last week
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- 西电人工智能学院大二专业基础实践项目--高光谱图像目标检测☆10Jan 15, 2024Updated 2 years ago
- ☆52May 17, 2021Updated 4 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- Basic implementation of Blake2 in C as a base for Argon2 for Mozilla's Network Security Services.☆11Feb 6, 2017Updated 9 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- FreeRTOS + Visual Studio Code project + Posix + GCC☆10Mar 2, 2021Updated 4 years ago
- A false sharing detection and repair tool☆14Jan 31, 2026Updated 2 weeks ago
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆20Jun 5, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Nov 21, 2024Updated last year
- ☆18Nov 26, 2025Updated 2 months ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- Graduate Student Resume (MIT inspired resume format)☆10Aug 5, 2020Updated 5 years ago
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆12Dec 21, 2024Updated last year
- ☆14Nov 30, 2023Updated 2 years ago
- Cross compiling Rust for different architectures and operating systems☆13Jul 30, 2023Updated 2 years ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated 10 months ago
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- ☆16Oct 28, 2025Updated 3 months ago
- ☆15Mar 15, 2020Updated 5 years ago
- I2C OLED with ESP-IDF and Wokwi Simulation☆15Aug 12, 2024Updated last year
- ☆14Jan 30, 2012Updated 14 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 3 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- Demo of Instrusion Warning using Yolo and OpenCV☆11Jul 20, 2022Updated 3 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆13Dec 1, 2025Updated 2 months ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- ☆12Apr 19, 2022Updated 3 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆18Feb 17, 2022Updated 4 years ago
- ☆14Mar 18, 2025Updated 10 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago