zhelnio / ahb_lite_sdramLinks
SDRAM controller for MIPSfpga+ system
☆24Updated 4 years ago
Alternatives and similar repositories for ahb_lite_sdram
Users that are interested in ahb_lite_sdram are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last week
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- UART models for cocotb☆31Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Network protocol libraries for VHDL test benches☆13Updated 5 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- ☆74Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- AXI Stream UART (verilog)☆11Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago