zhelnio / ahb_lite_sdramView external linksLinks
SDRAM controller for MIPSfpga+ system
☆24Oct 30, 2020Updated 5 years ago
Alternatives and similar repositories for ahb_lite_sdram
Users that are interested in ahb_lite_sdram are comparing it to the libraries listed below
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 3 months ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Syntacore first stage bootloader☆10Jan 19, 2026Updated 3 weeks ago
- 24H digital quartz clock from scratch☆21Jan 12, 2020Updated 6 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 9 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12May 21, 2024Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- ☆22May 24, 2015Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Verilog SDRAM memory controller☆359May 13, 2017Updated 8 years ago
- ☆35Mar 16, 2022Updated 3 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- Hardware for OreSat's SDR GPS receive and other SDR GPS projects☆29May 25, 2024Updated last year
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Triple Modular Redundancy☆28Sep 4, 2019Updated 6 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆13May 26, 2017Updated 8 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- FPGA 101 - Workshop materials☆79Mar 17, 2019Updated 6 years ago