10Gb Ethernet Switch
☆262Oct 16, 2025Updated 5 months ago
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Opensource DDR3 Controller☆425Jan 18, 2026Updated 2 months ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,249Jul 5, 2024Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,908Feb 27, 2025Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated last month
- A collection of demonstration digital filters☆169Jan 18, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆679Apr 3, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,533Dec 8, 2025Updated 4 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆363Mar 15, 2026Updated 3 weeks ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- ☆23Feb 15, 2023Updated 3 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- A wishbone controlled scope for FPGA's☆89Jan 12, 2024Updated 2 years ago
- Verilog PCI express components☆1,564Apr 26, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆44Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆582Oct 10, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆910Mar 27, 2026Updated 2 weeks ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- ☆34Feb 17, 2026Updated last month
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Feb 13, 2020Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆63Updated this week
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆70Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆704Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆453Apr 3, 2026Updated last week
- ☆21Jul 28, 2021Updated 4 years ago