ZipCPU / eth10gLinks
10Gb Ethernet Switch
☆214Updated last month
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆333Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆169Updated last year
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- A Verilog implementation of DisplayPort protocol for FPGAs☆249Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- FuseSoC standard core library☆139Updated last week
- Small footprint and configurable Ethernet core☆240Updated last week
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- A simple, basic, formally verified UART controller☆303Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated 2 weeks ago
- Small footprint and configurable DRAM core☆414Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆286Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆236Updated this week
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- CoreScore☆155Updated 4 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- ☆288Updated 2 months ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Verilog UART☆165Updated 11 years ago
- ☆93Updated last year
- A series of CORDIC related projects☆106Updated 6 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆380Updated last week