Alternatives and similar repositories for eth10g:

Users that are interested in eth10g are comparing it to the libraries listed below

• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆293Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆132Updated this week
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆131Updated 2 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆54Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆77Updated last week
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆135Updated last week
• olofk / corescore
  CoreScore
  ☆144Updated last month
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities
  ☆92Updated last week
• HDLForBeginners / Examples
  ☆90Updated last year
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆114Updated 3 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• SpinalHDL / NaxRiscv
  ☆279Updated 2 weeks ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆400Updated 2 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆113Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆294Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆228Updated 3 weeks ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆209Updated 2 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆154Updated last week
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆154Updated last year
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆91Updated 4 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆80Updated last week
• ZipCPU / vgasim
  A Video display simulator
  ☆163Updated 8 months ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆173Updated 3 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆159Updated this week
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆109Updated 6 years ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆166Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆128Updated last month
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆149Updated this week
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆244Updated 6 years ago
• ldoolitt / vhd2vl
  ☆129Updated 3 months ago