ZipCPU / eth10gLinks
10Gb Ethernet Switch
☆238Updated last week
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below
Sorting:
- CoreScore☆166Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Small footprint and configurable Ethernet core☆265Updated last week
- Example LED blinking project for your FPGA dev board of choice☆185Updated 2 weeks ago
- FuseSoC standard core library☆147Updated 5 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆254Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Verilog digital signal processing components☆158Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- Opensource DDR3 Controller☆389Updated 4 months ago
- A Video display simulator☆174Updated 5 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 5 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- A simple, basic, formally verified UART controller☆311Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Verilog UART☆184Updated 12 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆285Updated 4 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Communication framework for RTL simulation and emulation.☆301Updated this week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- High throughput JPEG decoder in Verilog for FPGA☆243Updated 3 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- ☆106Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year