10Gb Ethernet Switch
☆269Aug 8, 2026Updated this week
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- Verilog Ethernet Switch (layer 2)☆58Oct 18, 2023Updated 2 years ago
- Opensource DDR3 Controller☆466Jun 12, 2026Updated last month
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24May 28, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,414Jul 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Bus bridges and other odds and ends☆691Jun 2, 2026Updated 2 months ago
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Small footprint and configurable PCIe core☆717Jul 14, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆398Updated this week
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆69Jan 10, 2024Updated 2 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆877Updated this week
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- A wishbone controlled scope for FPGA's☆93Jan 12, 2024Updated 2 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- ☆38Jul 4, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog PCI express components☆1,637Apr 26, 2024Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Feb 13, 2020Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆622Oct 10, 2021Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆192Jul 4, 2026Updated last month
- ☆36Jul 29, 2026Updated last week
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆950Aug 3, 2026Updated last week
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆13Jul 9, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 6 months ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago