ZipCPU / eth10gLinks
10Gb Ethernet Switch
☆218Updated last month
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆347Updated last week
- FuseSoC standard core library☆143Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆264Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆229Updated 3 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆172Updated last year
- Example LED blinking project for your FPGA dev board of choice☆177Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆304Updated last year
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆250Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆294Updated 2 months ago
- Verilog UART☆172Updated 12 years ago
- ☆289Updated 3 months ago
- CoreScore☆156Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆170Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆216Updated 3 years ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆151Updated 11 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆389Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- LiteX boards files☆414Updated 2 weeks ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆118Updated 4 years ago