ZipCPU / eth10g

Related projects ⓘ

Alternatives and complementary repositories for eth10g

• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆217Updated this week
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆110Updated 4 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆157Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆139Updated 2 months ago
• someone755 / ddr3-controller
  A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
  ☆62Updated last year
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆51Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆169Updated 10 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated this week
• SpinalHDL / NaxRiscv
  ☆269Updated 2 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆150Updated 7 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆129Updated 2 weeks ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆87Updated 4 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆66Updated last week
• HDLForBeginners / Examples
  ☆78Updated last year
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆67Updated 4 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆116Updated 4 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆215Updated 2 years ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆217Updated 2 weeks ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual host model for verilog
  ☆84Updated last month
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆122Updated 10 months ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆234Updated 5 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆201Updated 2 years ago
• Digilent / digilent-vivado-scripts
  ☆63Updated 4 months ago
• BrianHGinc / BrianHG-DDR3-Controller
  DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…
  ☆71Updated 7 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆108Updated 2 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆85Updated 4 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆169Updated 10 months ago