10Gb Ethernet Switch
☆255Oct 16, 2025Updated 4 months ago
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- ☆21Feb 15, 2023Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 2 weeks ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆568Oct 10, 2021Updated 4 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Updated this week
- ☆34Feb 17, 2026Updated last week
- ☆24Apr 18, 2021Updated 4 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆312Jun 6, 2024Updated last year
- ☆83Jun 27, 2022Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated last year
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆41Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Updated this week
- Ethernet switch implementation written in Verilog☆59Jun 13, 2023Updated 2 years ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 4 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- ☆35Jun 9, 2022Updated 3 years ago