10Gb Ethernet Switch
☆279Sep 17, 2026Updated last month
Alternatives and similar repositories for eth10g
Users that are interested in eth10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- KlusterLab is an open FPGA development platform designed for experimenting with high-speed interfaces and formally verified IP cores.☆14Jul 17, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,505Jul 5, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆24Feb 15, 2023Updated 3 years ago
- Small footprint and configurable PCIe core☆740Updated this week
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆42Jan 2, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,140Feb 27, 2025Updated last year
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- FPGA based usb stick true random number generator (TRNG)☆14May 24, 2026Updated 5 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆72Jan 10, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆998Aug 28, 2026Updated 2 months ago
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆322Jun 6, 2024Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- Build your hardware, easily!☆4,178Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- ☆45Jul 4, 2026Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- ☆90Jun 27, 2022Updated 4 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago