cliffordwolf / PonyLinkLinks
A single-wire bi-directional chip-to-chip interface for FPGAs
☆123Updated 9 years ago
Alternatives and similar repositories for PonyLink
Users that are interested in PonyLink are comparing it to the libraries listed below
Sorting:
- A wishbone controlled scope for FPGA's☆84Updated last year
- Verilog wishbone components☆118Updated last year
- VHDL library 4 FPGAs☆181Updated last week
- An Open Source configuration of the Arty platform☆132Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Nitro USB FPGA core☆87Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- ☆64Updated 6 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago