cliffordwolf / PonyLinkLinks
A single-wire bi-directional chip-to-chip interface for FPGAs
☆123Updated 9 years ago
Alternatives and similar repositories for PonyLink
Users that are interested in PonyLink are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆132Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- ☆63Updated 6 years ago
- Verilog wishbone components☆121Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- FuseSoC standard core library☆147Updated 5 months ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Naive Educational RISC V processor☆91Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- Ultimate ECP5 development board☆114Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- ☆137Updated 11 months ago
- CoreScore☆167Updated 3 weeks ago
- Nitro USB FPGA core☆85Updated last year
- USB Serial on the TinyFPGA BX☆135Updated 4 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆194Updated 3 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago