A single-wire bi-directional chip-to-chip interface for FPGAs
☆125Jul 7, 2016Updated 9 years ago
Alternatives and similar repositories for PonyLink
Users that are interested in PonyLink are comparing it to the libraries listed below
Sorting:
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last week
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆249Nov 29, 2018Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated 2 months ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- CIDR union / subtraction☆14Feb 25, 2026Updated last week
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆44Apr 27, 2020Updated 5 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Visual Simulation of Register Transfer Logic☆111Feb 14, 2026Updated 2 weeks ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- ☆14Jul 28, 2016Updated 9 years ago
- ☆44May 8, 2020Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago