cliffordwolf / PonyLinkLinks
A single-wire bi-directional chip-to-chip interface for FPGAs
☆124Updated 9 years ago
Alternatives and similar repositories for PonyLink
Users that are interested in PonyLink are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Naive Educational RISC V processor☆87Updated last month
- ☆64Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Verilog wishbone components☆117Updated last year
- FuseSoC standard core library☆147Updated 2 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- VHDL library 4 FPGAs☆181Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- ☆135Updated 8 months ago
- A Video display simulator☆171Updated 3 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- CoreScore☆162Updated last week
- Nitro USB FPGA core☆87Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago