FPGALibre / fpgacoresLinks
IP cores for the FPGA Libre project
☆12Updated 7 years ago
Alternatives and similar repositories for fpgacores
Users that are interested in fpgacores are comparing it to the libraries listed below
Sorting:
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- ☆25Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- ☆26Updated 5 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- Yosys Plugins☆21Updated 5 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- mystorm sram test☆28Updated 7 years ago
- ☆10Updated 6 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago