FPGALibre / fpgacores
IP cores for the FPGA Libre project
☆12Updated 7 years ago
Alternatives and similar repositories for fpgacores:
Users that are interested in fpgacores are comparing it to the libraries listed below
- ☆25Updated 6 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Enigma in FPGA☆29Updated 5 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Yosys Plugins☆21Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 4 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Video Effects on VGA☆14Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago