CarlosGS / iceDAQ
Real time data acquisition based on the Lattice ICEstick hardware
☆14Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for iceDAQ
- iCE40 floorplan viewer☆24Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- PMOD boards for ULX3S☆40Updated last year
- Development board for Lattice Crosslink-NX 72QFN☆27Updated 4 years ago
- Couple of scripts which checks length matching of your KiCad design.☆26Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Cross compile FPGA tools☆22Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- FPGA development platform for high-performance RF and digital design☆31Updated 8 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆50Updated 8 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- My pergola FPGA projects☆30Updated 3 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆22Updated 8 years ago
- 妖刀夢渡☆56Updated 5 years ago
- FPGArduino binary☆13Updated 5 years ago
- A wishbone controlled FM transmitter hack☆21Updated 10 months ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Updated 4 months ago
- ICE40 8K FPGA / STM32F4 development system☆59Updated 7 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- ☆10Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- ☆63Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- FPGA config visualized. demo:☆19Updated 4 years ago