ZipCPU / vgasimLinks
A Video display simulator
☆168Updated 2 weeks ago
Alternatives and similar repositories for vgasim
Users that are interested in vgasim are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆303Updated last year
- FuseSoC standard core library☆139Updated last week
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Verilog wishbone components☆115Updated last year
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- ☆132Updated 5 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- Small footprint and configurable DRAM core☆415Updated last week
- Code used in☆186Updated 7 years ago
- ☆79Updated last year
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆237Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆123Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago