ZipCPU / vgasimLinks
A Video display simulator
☆174Updated 6 months ago
Alternatives and similar repositories for vgasim
Users that are interested in vgasim are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆244Updated 5 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- A simple, basic, formally verified UART controller☆316Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- ☆137Updated 11 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆246Updated 7 years ago
- Verilog wishbone components☆123Updated last year
- Verilog implementation of a RISC-V core☆131Updated 7 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A simple RISC-V processor for use in FPGA designs.☆282Updated last year
- Naive Educational RISC V processor☆91Updated last month
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆261Updated 6 years ago
- ☆87Updated last month
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated last week
- CoreScore☆169Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆234Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆90Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆157Updated 8 months ago