A Video display simulator
☆185May 16, 2025Updated last year
Alternatives and similar repositories for vgasim
Users that are interested in vgasim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆262Jan 28, 2026Updated 6 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- ☆18Jul 23, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 5 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆192Jul 4, 2026Updated last month
- ☆16Aug 9, 2023Updated 3 years ago
- Wishbone controlled I2C controllers☆59Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆741Updated this week
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Send video/audio over HDMI on an FPGA☆1,288Jul 13, 2026Updated 3 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated 2 weeks ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- Bus bridges and other odds and ends☆692Jun 2, 2026Updated 2 months ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆110Oct 3, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Small footprint and configurable PCIe core☆717Updated this week
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Build your hardware, easily!☆4,039Updated this week