OscillatorIMP ecosystem FPGA IP sources
☆28Feb 22, 2026Updated 2 months ago
Alternatives and similar repositories for fpga_ip
Users that are interested in fpga_ip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆17Sep 5, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- 1-PPS support for gnss-sdr☆35May 9, 2025Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- ☆14Jan 22, 2026Updated 3 months ago
- FPGA和USB3.0桥片实现USB3.0通信☆90Nov 26, 2021Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆10Dec 23, 2014Updated 11 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Public code written for spoof detection. Algorithms and simulations to support publications.☆13Jan 30, 2020Updated 6 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GNSS-SDR GUI☆16Jun 30, 2022Updated 3 years ago
- A soft ray tracing renderer based on Monte Carlo integration path tracing, implemented using pure C++ and file output streams.使用纯C++和文件输出…☆17May 14, 2026Updated last week
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- YunSDR Open Source Project☆14Feb 24, 2017Updated 9 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 9 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Tools for building Linux and the system image for Piksi Multi☆16Apr 5, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- GSI Timing Gateware and Tools☆14May 13, 2026Updated last week
- ☆11Jul 6, 2024Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆16Jun 29, 2023Updated 2 years ago
- DCZia Defcon27 Laser Theremin Synthesizer Badge - 2019☆11Aug 9, 2019Updated 6 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago