OscillatorIMP ecosystem FPGA IP sources
☆28Feb 22, 2026Updated 4 months ago
Alternatives and similar repositories for fpga_ip
Users that are interested in fpga_ip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Feb 22, 2026Updated 4 months ago
- My attempt to build GPS (GNSS) receiver with a little help of gnuradio☆12Jan 6, 2024Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆17Sep 5, 2023Updated 2 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Updated this week
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 1-PPS support for gnss-sdr☆38May 9, 2025Updated last year
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- VHDL library 4 FPGAs☆186Jun 12, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Jun 5, 2024Updated 2 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Jul 13, 2026Updated last week
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- ☆14Jan 22, 2026Updated 5 months ago
- FPGA和USB3.0桥片实现USB3.0通信☆89Nov 26, 2021Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆16Oct 27, 2023Updated 2 years ago