OscillatorIMP ecosystem FPGA IP sources
☆27Feb 22, 2026Updated last week
Alternatives and similar repositories for fpga_ip
Users that are interested in fpga_ip are comparing it to the libraries listed below
Sorting:
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- GSI Timing Gateware and Tools☆14Updated this week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆14Jan 22, 2026Updated last month
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Nov 26, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 weeks ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- Hardware Description Language Translator☆18Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- ☆24Apr 12, 2025Updated 10 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last week
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated last month
- FPGA Software for the Probe-Scope☆19Aug 25, 2019Updated 6 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Feb 25, 2021Updated 5 years ago
- ☆25Aug 10, 2023Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆64Feb 13, 2025Updated last year
- 基于CAN的IAP所用的上位机☆67Nov 10, 2019Updated 6 years ago
- SDK for FPGA / Linux Instruments☆108Jan 28, 2026Updated last month