qermit / WishboneAXILinks
Wishbone to AXI bridge (VHDL)
☆42Updated 5 years ago
Alternatives and similar repositories for WishboneAXI
Users that are interested in WishboneAXI are comparing it to the libraries listed below
Sorting:
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Verilog wishbone components☆116Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- ☆38Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- PicoRV☆44Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago