ZipCPU / sdr
A basic Soft(Gate)ware Defined Radio architecture
☆80Updated last year
Alternatives and similar repositories for sdr:
Users that are interested in sdr are comparing it to the libraries listed below
- Extensible FPGA control platform☆59Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- ☆41Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated 2 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆45Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 3 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆75Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated 2 weeks ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- LiteX based M2 SDR FPGA board.☆100Updated this week
- RTL implementation of components for DVB-S2☆115Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆82Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago