ZipCPU / sdr
A basic Soft(Gate)ware Defined Radio architecture
☆76Updated last year
Alternatives and similar repositories for sdr:
Users that are interested in sdr are comparing it to the libraries listed below
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆89Updated 8 years ago
- ☆40Updated 11 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆81Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆108Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆103Updated 4 years ago
- Extensible FPGA control platform☆56Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆64Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆100Updated last year
- PicoRV☆44Updated 4 years ago
- RTL implementation of components for DVB-S2☆112Updated last year
- AD9361 based USB3 SDR☆100Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆91Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 7 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆79Updated last year
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- ☆39Updated 2 years ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆72Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations