ZipCPU / sdr
A basic Soft(Gate)ware Defined Radio architecture
☆74Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for sdr
- ☆40Updated 9 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆84Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆80Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆31Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆33Updated this week
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆98Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Extensible FPGA control platform☆54Updated last year
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆62Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- pynq framework for antsdr☆33Updated 5 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- A series of CORDIC related projects☆93Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago