ZipCPU / sdr
A basic Soft(Gate)ware Defined Radio architecture
☆82Updated last year
Alternatives and similar repositories for sdr:
Users that are interested in sdr are comparing it to the libraries listed below
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆95Updated 8 years ago
- Extensible FPGA control platform☆59Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- ☆41Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆46Updated last month
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆88Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- LiteX based M2 SDR FPGA board.☆104Updated this week
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆90Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆66Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Verilog digital signal processing components☆133Updated 2 years ago