ZipCPU / arrowzipLinks
A ZipCPU based demonstration of the MAX1000 FPGA board
☆22Updated 4 years ago
Alternatives and similar repositories for arrowzip
Users that are interested in arrowzip are comparing it to the libraries listed below
Sorting:
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- CRUVI Standard Specifications☆19Updated last year
- ☆19Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆54Updated 11 months ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Artix7 SOM☆18Updated 9 months ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- verilog core for ws2812 leds☆33Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- ☆20Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A wishbone controlled PWM (audio) controller☆17Updated last year