A ZipCPU based demonstration of the MAX1000 FPGA board
☆23May 11, 2021Updated 4 years ago
Alternatives and similar repositories for arrowzip
Users that are interested in arrowzip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 9 months ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- VGA Driver for RTL8710, RTL8711 and RTL8195 SoC☆16Dec 13, 2016Updated 9 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆23Jul 19, 2019Updated 6 years ago
- Windows based DVB-S/S2/T transmitter for use with DATV-Express hardware☆25Nov 22, 2017Updated 8 years ago
- RP2040: sample ADC, run FFT, display on TFT☆18Mar 2, 2022Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- CUDA optimized Path Tracer☆11Dec 23, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- My custom userChrome.css for use with Firefox Quantum and wpg☆13Aug 31, 2020Updated 5 years ago
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated 10 months ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Aug 18, 2025Updated 8 months ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 5 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- emulated 8-bit 6502 CPU and 6850 ACIA for STM32F103 blue pill ⛺☆39Jan 15, 2018Updated 8 years ago
- Highly Customizable Avatar Generator☆13Feb 14, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Delay Based Software Serial Library for STM32Duino Compatible with Arduino☆13Jan 18, 2016Updated 10 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆59Updated this week
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆51Aug 9, 2025Updated 8 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Jul 6, 2023Updated 2 years ago