ZipCPU / arrowzipLinks
A ZipCPU based demonstration of the MAX1000 FPGA board
☆23Updated 4 years ago
Alternatives and similar repositories for arrowzip
Users that are interested in arrowzip are comparing it to the libraries listed below
Sorting:
- verilog core for ws2812 leds☆34Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Artix7 SOM☆18Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Updated 10 years ago
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- CRUVI Standard Specifications☆20Updated last year
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆56Updated last year
- ☆19Updated 5 years ago
- ☆20Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20Updated 6 years ago
- FPGA dev board based on Lattice iCE40 8k☆77Updated 5 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- A simple script to build open-source FPGA tools.☆54Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 4 months ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- Example code in Verilog for the Blackice II FPGA☆29Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆30Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆44Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆10Updated 9 years ago