ZipCPU / arrowzip
A ZipCPU based demonstration of the MAX1000 FPGA board
☆21Updated 3 years ago
Alternatives and similar repositories for arrowzip:
Users that are interested in arrowzip are comparing it to the libraries listed below
- ☆19Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 5 years ago
- CRUVI Standard Specifications☆19Updated last year
- ☆20Updated 2 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Updated 5 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Freecores website☆19Updated 8 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Artix7 SOM☆17Updated 7 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆19Updated 6 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago