A ZipCPU based demonstration of the MAX1000 FPGA board
☆23May 11, 2021Updated 4 years ago
Alternatives and similar repositories for arrowzip
Users that are interested in arrowzip are comparing it to the libraries listed below
Sorting:
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 7 months ago
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- RP2040: sample ADC, run FFT, display on TFT☆18Mar 2, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Aug 18, 2025Updated 6 months ago
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Sample projects for esp-idf.☆18Dec 1, 2017Updated 8 years ago
- AGM bitstream utilities and decoded files from Supra☆48Aug 9, 2025Updated 6 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- ☆23Jul 19, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Windows based DVB-S/S2/T transmitter for use with DATV-Express hardware☆25Nov 22, 2017Updated 8 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Jul 6, 2023Updated 2 years ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆108Aug 2, 2021Updated 4 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆24Jan 12, 2020Updated 6 years ago
- EP2C5 Cyclone II Mini Board☆22Apr 20, 2022Updated 3 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- 🤓 Python Scripts for WBFM and AM demodulation. Accelerated with #cuSignal and Numba.☆42Feb 21, 2022Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago