RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
☆72Jan 10, 2024Updated 2 years ago
Alternatives and similar repositories for low-latency-ethernet
Users that are interested in low-latency-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆43Jan 2, 2024Updated 2 years ago
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆26Apr 24, 2026Updated 6 months ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- 📉 fpga-accelerated high-freq trading modules☆32Jan 17, 2026Updated 9 months ago
- ☆97Mar 25, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- High Frequency Trading using Vivado HLS☆176Jun 8, 2017Updated 9 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- High Frequency Trading on FPGA☆13Oct 7, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,010Aug 28, 2026Updated 2 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,509Jul 5, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆72Aug 21, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- ☆83Feb 5, 2022Updated 4 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- Alveo Versal Example Design☆74Jun 11, 2026Updated 4 months ago
- ☆31Feb 22, 2024Updated 2 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling a…☆14Dec 6, 2023Updated 2 years ago
- This high-frequency trading (HFT) bot is designed for low-latency trading in the EUR/USD currency pair. Utilizing advanced C++ techniques…☆19Jul 9, 2024Updated 2 years ago
- Implementation of Avellaneda and Stoikov's High-Frequency Trading Model in a Limit Order Book Context☆23Feb 20, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆87Jul 26, 2019Updated 7 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year