RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
☆69Jan 10, 2024Updated 2 years ago
Alternatives and similar repositories for low-latency-ethernet
Users that are interested in low-latency-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆113Dec 24, 2023Updated 2 years ago
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆22Apr 24, 2026Updated 3 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- 10G Low Latency Ethernet☆110Jul 15, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆23Dec 11, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High Frequency Trading using Vivado HLS☆172Jun 8, 2017Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- 10Gb Ethernet Switch☆269Aug 10, 2026Updated last week
- A股订单簿工具，使用逐笔行情进行订单簿重建、千档快照发布、各档委托队列展示等，包括python模型和FPGA HLS实现。☆400Jan 15, 2024Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆892Updated this week
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆31Feb 22, 2024Updated 2 years ago
- Opensource DDR3 Controller☆471Jun 12, 2026Updated 2 months ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆21Jul 29, 2025Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 11 months ago
- Gigabit Ethernet UDP communication driver☆84Jul 26, 2019Updated 7 years ago
- Alveo Versal Example Design☆70Jun 11, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This high-frequency trading (HFT) bot is designed for low-latency trading in the EUR/USD currency pair. Utilizing advanced C++ techniques…☆18Jul 9, 2024Updated 2 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- Implementation of Avellaneda and Stoikov's High-Frequency Trading Model in a Limit Order Book Context☆23Feb 20, 2025Updated last year
- ☆12Oct 27, 2020Updated 5 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated last month
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆151Oct 27, 2015Updated 10 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆46Jun 22, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 100 Gbps TCP/IP stack for Vitis shells☆239Apr 23, 2024Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆951Aug 3, 2026Updated 2 weeks ago
- Yet another HFT framework☆52Apr 10, 2026Updated 4 months ago