Essenceia / low-latency-ethernetLinks
RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
☆44Updated last year
Alternatives and similar repositories for low-latency-ethernet
Users that are interested in low-latency-ethernet are comparing it to the libraries listed below
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- 10G Low Latency Ethernet☆61Updated 2 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆18Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- ☆74Updated 3 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- Verilog RTL Design☆44Updated 4 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆56Updated last year
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- ☆79Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆64Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago