Essenceia / low-latency-ethernetView external linksLinks
RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
☆60Jan 10, 2024Updated 2 years ago
Alternatives and similar repositories for low-latency-ethernet
Users that are interested in low-latency-ethernet are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆79Dec 24, 2023Updated 2 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆171Apr 25, 2024Updated last year
- ☆14Mar 26, 2025Updated 10 months ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆34Nov 3, 2025Updated 3 months ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- High Frequency Trading using Vivado HLS☆166Jun 8, 2017Updated 8 years ago
- 10G Low Latency Ethernet☆98Jul 15, 2023Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Alveo Versal Example Design☆56Jan 28, 2026Updated 2 weeks ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- 10Gb Ethernet Switch☆252Oct 16, 2025Updated 3 months ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 6 months ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 5 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- understanding of cocotb （In Chinese Only）☆20Jun 10, 2025Updated 8 months ago
- ☆21Jul 28, 2021Updated 4 years ago
- ☆21Feb 15, 2023Updated 3 years ago
- Implementation of Avellaneda and Stoikov's High-Frequency Trading Model in a Limit Order Book Context☆23Feb 20, 2025Updated 11 months ago
- An Ethernet MAC conforming to IEEE 802.3☆23May 13, 2017Updated 8 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆33Jun 22, 2023Updated 2 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Nov 21, 2024Updated last year
- 📉 FPGA-accelerated high-freq trading modules.☆31Jan 17, 2026Updated 3 weeks ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆228Apr 23, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- ☆30Apr 1, 2017Updated 8 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with correspondi…☆76Feb 5, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Feb 8, 2026Updated last week
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 2 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago