RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
☆61Jan 10, 2024Updated 2 years ago
Alternatives and similar repositories for low-latency-ethernet
Users that are interested in low-latency-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆84Dec 24, 2023Updated 2 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆21Dec 11, 2023Updated 2 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆175Apr 25, 2024Updated last year
- Alveo Versal Example Design☆61Jan 28, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- High Frequency Trading using Vivado HLS☆169Jun 8, 2017Updated 8 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 8 months ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆46Nov 3, 2025Updated 4 months ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 6 months ago
- ☆11Oct 27, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code implementing the system of nonlinear equations that describes nonlinearities in silicon microring modulators.☆10Apr 5, 2021Updated 4 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆63Jan 26, 2025Updated last year
- ☆75Mar 25, 2021Updated 5 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆13Jul 3, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆61Feb 28, 2026Updated last month
- ☆21Jul 28, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆28Mar 16, 2026Updated last week
- U-Boot for gk7205v200 group SoC's☆12Jan 18, 2025Updated last year
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- ☆24Feb 22, 2024Updated 2 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year