ZipCPU / qoiimgLinks
Quite OK image compression Verilog implementation
☆21Updated 7 months ago
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below
Sorting:
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 4 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- KISCV, a KISS principle riscv32i CPU☆22Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated last year
- A SoC for DOOM☆18Updated 4 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 2 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- ☆59Updated 3 years ago
- A pipelined RISC-V processor☆57Updated last year
- ☆14Updated 3 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated 3 weeks ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆12Updated last year
- ☆17Updated 2 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Updated 4 months ago
- RISC-V System on Chip Builder☆12Updated 4 years ago