Quite OK image compression Verilog implementation
☆23Nov 27, 2024Updated last year
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below
Sorting:
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- Fusesoc compatible rtl cores☆16Nov 23, 2022Updated 3 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Nov 23, 2024Updated last year
- A C filesystem library designed for embedded devices with several kBytes RAM☆21Feb 12, 2013Updated 13 years ago
- CP/M 68K for the S100 68000/68010 Board☆24Apr 1, 2024Updated last year
- ☆20Sep 28, 2024Updated last year
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 2 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Parsers for CUDA binary files☆24Dec 29, 2023Updated 2 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Feb 14, 2026Updated 2 weeks ago
- APPy (Annotated Parallelism for Python) enables users to annotate loops and tensor expressions in Python with compiler directives akin to…☆30Jan 28, 2026Updated last month
- ☆25Feb 20, 2024Updated 2 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆31Oct 12, 2023Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- FlexAttention w/ FlashAttention3 Support☆27Oct 5, 2024Updated last year
- GEMM and Winograd based convolutions using CUTLASS☆28Jul 15, 2020Updated 5 years ago
- Stack CPU Work In Progress☆30Jan 1, 2024Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- [WIP] Better (FP8) attention for Hopper☆32Feb 24, 2025Updated last year
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.☆77Updated this week
- Forth for RISC-V SBCs☆33Aug 2, 2025Updated 7 months ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- ☆13Aug 17, 2021Updated 4 years ago
- Python library and utilities for generating and transferring data to Timex Data Link smartwatches☆12Jul 18, 2023Updated 2 years ago
- Verilog hardware abstraction library☆46Updated this week
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆45Sep 19, 2025Updated 5 months ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 2 weeks ago
- SoundFont synthesizer in C++☆11Feb 22, 2026Updated last week
- Custom 6502 Video Game Console☆12Feb 25, 2026Updated last week
- A set of some useful libraries based on netty-4.x.☆15Feb 13, 2026Updated 2 weeks ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 7 years ago