ZipCPU / qoiimgLinks
Quite OK image compression Verilog implementation
☆23Updated last year
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆36Updated this week
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- PicoRV☆43Updated 5 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Another tiny RISC-V implementation☆61Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Updated 9 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- ☆60Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 6 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 11 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- A SoC for DOOM☆19Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week