Quite OK image compression Verilog implementation
☆26Oct 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- Quite OK Image FPGA Encoder and Decoder☆25Aug 17, 2026Updated 2 months ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Dec 9, 2023Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- Elisp functions pertaining to Sanskrit grammar.☆11Apr 21, 2020Updated 6 years ago
- ☆20Sep 28, 2024Updated 2 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated 2 years ago
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- eGUI for alphanumeric displays (like HD44780)☆12Dec 16, 2014Updated 11 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- FlexAttention w/ FlashAttention3 Support☆27Oct 5, 2024Updated 2 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆21Nov 17, 2021Updated 4 years ago
- ☆20Aug 7, 2023Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆22Oct 20, 2026Updated last week
- A modular hardware abstraction library☆53Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parsers for CUDA binary files☆25Dec 29, 2023Updated 2 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- 🎉My Collections of CUDA Kernels~☆11Jun 25, 2024Updated 2 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆288Nov 6, 2024Updated last year
- APPy (Annotated Parallelism for Python) enables users to annotate loops and tensor expressions in Python with compiler directives akin to…☆28Mar 22, 2026Updated 7 months ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- ☆27Feb 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 23, 2018Updated 8 years ago
- A toy L4 load balancer running on FPGA☆20Feb 28, 2022Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆16Aug 24, 2023Updated 3 years ago
- [WIP] Better (FP8) attention for Hopper☆33Aug 21, 2026Updated 2 months ago
- A tool for creating HDL-Schematics☆10Updated this week
- ☆30Dec 30, 2025Updated 10 months ago