ZipCPU / qoiimg
Quite OK image compression Verilog implementation
☆19Updated last month
Alternatives and similar repositories for qoiimg:
Users that are interested in qoiimg are comparing it to the libraries listed below
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- PicoRV☆44Updated 4 years ago
- ☆10Updated 5 years ago
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆30Updated this week
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- An Open Source Link Protocol and Controller☆24Updated 3 years ago
- ☆33Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆28Updated this week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆21Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆26Updated 11 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- ☆58Updated 3 years ago
- A pipelined RISC-V processor☆48Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Library of open source Process Design Kits (PDKs)☆32Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 2 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 8 months ago
- Open Source AES☆31Updated 9 months ago