Quite OK image compression Verilog implementation
☆23Nov 27, 2024Updated last year
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 3 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- LiteX-based gateware for LimeSDR boards.☆21Updated this week
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- ☆20Sep 28, 2024Updated last year
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 3 weeks ago
- Parsers for CUDA binary files☆25Dec 29, 2023Updated 2 years ago
- ☆18Oct 6, 2025Updated 8 months ago
- ☆23Feb 15, 2023Updated 3 years ago
- FlexAttention w/ FlashAttention3 Support☆27Oct 5, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- APPy (Annotated Parallelism for Python) enables users to annotate loops and tensor expressions in Python with compiler directives akin to…☆29Mar 22, 2026Updated 2 months ago
- DeepGEMM: clean and efficient FP8 GEMM kernels with fine-grained scaling☆25Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🎉My Collections of CUDA Kernels~☆11Jun 25, 2024Updated last year
- [WIP] Better (FP8) attention for Hopper☆34Feb 24, 2025Updated last year
- ☆12Jul 17, 2016Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆69Jun 24, 2024Updated last year
- ☆48Nov 1, 2025Updated 7 months ago
- SGLang Kernel Wheel Index☆23Updated this week
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- Verilog hardware abstraction library☆53May 24, 2026Updated 2 weeks ago
- GEMM and Winograd based convolutions using CUTLASS☆28Jul 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Canny edge detector implemented in CUDA C/C++☆27Feb 15, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆229Updated this week
- The Concurrent Design Platform C# Software Development Kit that is compliant with ECSS-E-TM-10-25 Annex A and Annex C☆11May 4, 2026Updated last month
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 7 years ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago