ZipCPU / qoiimg
Quite OK image compression Verilog implementation
☆15Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for qoiimg
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated 3 months ago
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- PicoRV☆43Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- ☆10Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- ☆33Updated last year
- A pipelined RISC-V processor☆47Updated 11 months ago
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- Open Source AES☆31Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated last month
- Filter builder tool☆17Updated 2 years ago
- ☆36Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- The specification for the FIRRTL language☆46Updated this week
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- Dual-issue RV64IM processor for fun & learning☆57Updated last year