Quite OK image compression Verilog implementation
☆23Nov 27, 2024Updated last year
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Sep 28, 2024Updated last year
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆40Sep 18, 2024Updated last year
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Updated this week
- Template project for LiteX-based SoCs☆22May 20, 2026Updated last month
- ☆18Oct 6, 2025Updated 8 months ago
- ☆23Feb 15, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆26Feb 20, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆26Jun 27, 2025Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆32Apr 8, 2026Updated 2 months ago
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- A set of some useful libraries based on netty-4.x.☆16Jun 4, 2026Updated 3 weeks ago
- Verilog hardware abstraction library☆54Jun 26, 2026Updated last week
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- File Transfer with ADALM Pluto SDR☆38Feb 11, 2025Updated last year
- RIVES console emulator☆20Sep 30, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆233Jun 20, 2026Updated last week
- The Concurrent Design Platform C# Software Development Kit that is compliant with ECSS-E-TM-10-25 Annex A and Annex C☆13Jun 25, 2026Updated last week
- The main repository of CargOS☆10Mar 24, 2025Updated last year
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- Decrypts RSDF, CFF and DLC files using a web service☆15Nov 20, 2018Updated 7 years ago
- 10Gb Ethernet Switch☆265Jun 22, 2026Updated last week
- Stuff i found out abt Tweaking Windows. May include fixes for ur problems☆13Jun 3, 2022Updated 4 years ago
- PCB template ESP32 S3 with circuit schematic and KiCad project files☆21Nov 30, 2023Updated 2 years ago
- Custom NERDTreeIgnore settings per project.☆11May 17, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆16Apr 28, 2015Updated 11 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 3 months ago
- ☆16Apr 24, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Produce probabilities for economy-based environments.☆11Sep 10, 2022Updated 3 years ago
- CP/M 68K for the S100 68000/68010 Board☆24Jun 11, 2026Updated 3 weeks ago