Quite OK image compression Verilog implementation
☆23Nov 27, 2024Updated last year
Alternatives and similar repositories for qoiimg
Users that are interested in qoiimg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆16Nov 23, 2022Updated 3 years ago
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Mar 17, 2019Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.☆78Feb 25, 2026Updated 3 weeks ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated 2 months ago
- ☆18Oct 6, 2025Updated 5 months ago
- ☆22Feb 15, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- ☆17Jul 10, 2023Updated 2 years ago
- APPy (Annotated Parallelism for Python) enables users to annotate loops and tensor expressions in Python with compiler directives akin to…☆30Updated this week
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆26Jun 27, 2025Updated 8 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Mar 10, 2026Updated last week
- 🎉My Collections of CUDA Kernels~☆10Jun 25, 2024Updated last year
- ☆12Jul 17, 2016Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆68Jun 24, 2024Updated last year
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- SGLang Kernel Wheel Index☆17Updated this week
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- Verilog hardware abstraction library☆50Updated this week
- File Transfer with ADALM Pluto SDR☆36Feb 11, 2025Updated last year
- GEMM and Winograd based convolutions using CUTLASS☆28Jul 15, 2020Updated 5 years ago
- RIVES console emulator☆20Sep 30, 2025Updated 5 months ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆209Mar 16, 2026Updated last week
- The main repository of CargOS☆10Mar 24, 2025Updated 11 months ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆28Jun 22, 2018Updated 7 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- Stuff i found out abt Tweaking Windows. May include fixes for ur problems☆13Jun 3, 2022Updated 3 years ago
- A CUDA kernel for NHWC GroupNorm for PyTorch☆23Nov 15, 2024Updated last year