corundum / ethernet-switch
Ethernet switch implementation written in Verilog
☆43Updated last year
Alternatives and similar repositories for ethernet-switch:
Users that are interested in ethernet-switch are comparing it to the libraries listed below
- This repo contains the Limago code☆79Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆39Updated last year
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- ☆50Updated 3 years ago
- ☆53Updated 2 years ago
- ☆16Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆44Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 2 months ago
- ☆22Updated 3 years ago
- Distributed Accelerator OS☆61Updated 2 years ago
- Verilog PCI express components☆21Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- PCI Express controller model☆47Updated 2 years ago
- Ethernet interface modules for Cocotb☆59Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆43Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆43Updated 10 years ago
- understanding of cocotb (In Chinese Only)☆14Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆70Updated 10 years ago
- Verilog Ethernet components for FPGA implementation☆18Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆27Updated 2 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆36Updated 8 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆49Updated this week
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- ☆29Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago