Ethernet switch implementation written in Verilog
☆62Jun 13, 2023Updated 2 years ago
Alternatives and similar repositories for ethernet-switch
Users that are interested in ethernet-switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆15Aug 24, 2023Updated 2 years ago
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 5 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- ☆15Apr 18, 2023Updated 2 years ago
- ☆14May 15, 2023Updated 2 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- AMD OpenNIC Project Overview☆308Dec 20, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,237Jul 5, 2024Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- ☆18Jul 3, 2025Updated 8 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- This repo contains the Limago code☆92May 8, 2025Updated 10 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- ☆13Jan 8, 2019Updated 7 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆293Oct 27, 2025Updated 4 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- ☆18May 9, 2017Updated 8 years ago
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- NetFPGA-SUME public repository☆114Mar 27, 2015Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- AXI interface modules for Cocotb☆320Mar 13, 2026Updated last week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- Implement a bitonic sorting network on FPGA☆48Nov 6, 2021Updated 4 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago