corundum / ethernet-switch
Ethernet switch implementation written in Verilog
☆40Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ethernet-switch
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- Verilog PCI express components☆18Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- ☆16Updated 2 years ago
- This repo contains the Limago code☆78Updated 2 years ago
- ☆48Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆58Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- Ethernet interface modules for Cocotb☆56Updated last year
- PCI Express controller model☆46Updated 2 years ago
- ☆22Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆14Updated last year
- BlackParrot on Zynq☆25Updated this week
- TCAM (Ternary Content-Addressable Memory) in Verilog☆43Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆38Updated 5 months ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆40Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- Verilog Ethernet Switch (layer 2)☆35Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- NVMe Controller featuring Hardware Acceleration☆76Updated 3 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated this week
- ☆47Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- ☆67Updated 10 years ago
- PCIe (1.0a to 2.0) Virtual host model for verilog☆84Updated last month