corundum / ethernet-switchLinks
Ethernet switch implementation written in Verilog
☆54Updated 2 years ago
Alternatives and similar repositories for ethernet-switch
Users that are interested in ethernet-switch are comparing it to the libraries listed below
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 3 weeks ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Verilog PCI express components☆23Updated 2 years ago
- This repo contains the Limago code☆86Updated 4 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- PCI express simulation framework for Cocotb☆174Updated last week
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- ☆78Updated 3 years ago
- PCI Express controller model☆65Updated 2 years ago
- ☆16Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 4 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Ethernet interface modules for Cocotb☆69Updated last week
- ☆36Updated 3 years ago
- ☆25Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆19Updated 2 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 8 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 3 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago