Ethernet switch implementation written in Verilog
☆66Jun 13, 2023Updated 3 years ago
Alternatives and similar repositories for ethernet-switch
Users that are interested in ethernet-switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 6 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14May 15, 2023Updated 3 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Jul 2, 2019Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,493Jul 5, 2024Updated 2 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- NetFPGA-SUME public repository☆116Mar 27, 2015Updated 11 years ago
- ☆15Jun 22, 2022Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆147Aug 17, 2023Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- PCI express simulation framework for Cocotb☆213Aug 25, 2026Updated last month
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Sep 25, 2026Updated 2 weeks ago
- Collect some IC specs for learning.☆25Jun 25, 2024Updated 2 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆107Feb 22, 2023Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- 10Gb Ethernet Switch☆277Sep 17, 2026Updated 3 weeks ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago
- ☆18May 9, 2017Updated 9 years ago
- ☆15May 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated last month
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago