corundum / ethernet-switchLinks
Ethernet switch implementation written in Verilog
☆54Updated 2 years ago
Alternatives and similar repositories for ethernet-switch
Users that are interested in ethernet-switch are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- PCI express simulation framework for Cocotb☆183Updated 3 months ago
- Verilog PCI express components☆24Updated 2 years ago
- ☆79Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- PCI Express controller model☆70Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆133Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- Ethernet interface modules for Cocotb☆71Updated 3 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- ☆26Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 11 months ago
- 国产VU13P加速卡资料☆79Updated 8 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Updated 6 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆127Updated this week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆52Updated 4 months ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- ☆69Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆34Updated 3 years ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated last year