ymz000 / Kintex-7-xc7k325-pcbLinks
基于Kintex-7 XC7K325T的高性能FPGA功能验证板
☆18Updated 5 years ago
Alternatives and similar repositories for Kintex-7-xc7k325-pcb
Users that are interested in Kintex-7-xc7k325-pcb are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 9 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Testbenches for HDL projects☆22Updated last week
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ☆39Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆45Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 5 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- ☆54Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- FT2232HL JTAG & UART Downloader☆20Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago