ymz000 / Kintex-7-xc7k325-pcbLinks
基于Kintex-7 XC7K325T的高性能FPGA功能验证板
☆18Updated 5 years ago
Alternatives and similar repositories for Kintex-7-xc7k325-pcb
Users that are interested in Kintex-7-xc7k325-pcb are comparing it to the libraries listed below
Sorting:
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 9 months ago
- ☆16Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Testbenches for HDL projects☆21Updated last week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 5 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- ☆30Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- MIPI CSI-2 + MIPI CCS Demo☆74Updated 4 years ago
- turbo 8051☆29Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆19Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆39Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- YPCB-00338-1P1 Hack☆71Updated 10 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- USB Full Speed PHY☆47Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…