fixstars / xg_macLinks
10G Ethernet MAC implementation
☆22Updated 5 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below
Sorting:
- Original FPGA platform☆70Updated 2 weeks ago
- Basic Common Modules☆45Updated last week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated 4 months ago
- みんなのSystemVerilog☆19Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 5 years ago
- ☆55Updated 3 years ago
- RISC-V RV32IMAFC Core for MCU☆40Updated 10 months ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 3 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Avnet Board Definition Files☆138Updated 3 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 10 months ago
- ☆49Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆73Updated 3 years ago
- PYNQ support and examples for Kria SOMs☆118Updated last year
- ☆28Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- PYNQ-Z1 board files for Vivado☆35Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆169Updated last month
- ☆69Updated 4 months ago
- Framework Open EDA Gui☆73Updated last year
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆165Updated 4 months ago
- Common SystemVerilog RTL modules for RgGen☆15Updated 3 months ago