fixstars / xg_macLinks
10G Ethernet MAC implementation
☆21Updated 4 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below
Sorting:
- Basic Common Modules☆38Updated 2 weeks ago
- Original FPGA platform☆65Updated this week
- みんなのSystemVerilog☆19Updated 3 years ago
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- ☆53Updated 2 years ago
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 4 months ago
- SystemVerilog language server client for Visual Studio Code☆21Updated 2 years ago
- ☆25Updated 3 years ago
- ☆36Updated 2 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- ☆55Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Xilinx ZynqMP AXI-ACP Adapter☆15Updated 3 weeks ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago