fixstars / xg_macLinks
10G Ethernet MAC implementation
☆21Updated 5 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below
Sorting:
- Original FPGA platform☆68Updated this week
- Basic Common Modules☆43Updated 2 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 6 months ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 6 months ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- ☆53Updated 2 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated this week
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- FOS - FPGA Operating System☆70Updated 4 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Avnet Board Definition Files☆134Updated this week
- ☆26Updated 4 years ago
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆163Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆111Updated 11 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- ☆56Updated 3 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆46Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago