10G Ethernet MAC implementation
☆25Jul 13, 2020Updated 6 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- FPGA samples☆29Updated this week
- Basic Common Modules☆48Oct 5, 2026Updated last week
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- ☆14Sep 8, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- ☆10Jul 9, 2023Updated 3 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- Set of scripts for managing Vitis workspaces with git.☆15Updated this week
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OS abstraction layer and helpers☆15Sep 2, 2025Updated last year
- Caprese is a microkernel that protects resources with capability-based security.☆19Feb 18, 2024Updated 2 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Robotic Application Processor☆26Jan 2, 2022Updated 4 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 6 years ago
- A simple DPDK application for learning☆11May 9, 2017Updated 9 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 2 months ago
- ☆10Oct 23, 2019Updated 6 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Original FPGA platform☆77Oct 4, 2026Updated last week
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Migrated to Codeberg☆16Mar 21, 2022Updated 4 years ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆23Mar 26, 2024Updated 2 years ago
- Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.☆21Sep 15, 2013Updated 13 years ago
- LimeSDR ExtIO Plugin for HDSDR☆16Jul 29, 2020Updated 6 years ago
- Extension to operate Matlab in VS Code☆10Sep 15, 2022Updated 4 years ago
- ☆18Sep 25, 2026Updated 2 weeks ago
- 3D Printable DLP 3D printer☆12Mar 30, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A git subcommand to apply skeleton repository continuously☆15Sep 14, 2026Updated last month
- JSON5 parser for Ruby☆18Sep 14, 2026Updated last month
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆19Aug 6, 2025Updated last year
- Cascaded Integrator Comb(CIC) filter implemented in C++☆22Apr 18, 2018Updated 8 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- IIR Lowpass Filter☆13Jan 12, 2018Updated 8 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago