fixstars / xg_macLinks
10G Ethernet MAC implementation
☆22Updated 5 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below
Sorting:
- Original FPGA platform☆71Updated this week
- Basic Common Modules☆46Updated 3 weeks ago
- みんなのSystemVerilog☆19Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Updated 4 months ago
- RISC-V RV32IMAFC Core for MCU☆40Updated 11 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Updated 5 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- ☆55Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 11 months ago
- Avnet Board Definition Files☆139Updated 3 months ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆168Updated 4 months ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆27Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆118Updated last year
- Implementation VexRiscv on ultra96☆13Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Updated last month
- SystemVerilog language server client for Visual Studio Code☆23Updated 3 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆28Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- HOG + SVM on FPGA☆27Updated 5 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Updated 3 years ago
- Python interface to PCIE☆40Updated 7 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆63Updated last month
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆15Updated 2 weeks ago