fixstars / xg_mac
10G Ethernet MAC implementation
☆21Updated 4 years ago
Alternatives and similar repositories for xg_mac:
Users that are interested in xg_mac are comparing it to the libraries listed below
- Basic Common Modules☆37Updated 5 months ago
- Original FPGA platform☆62Updated this week
- みんなのSystemVerilog☆19Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated 3 months ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆104Updated 3 months ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- ☆53Updated 2 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆27Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- ☆36Updated 2 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- ☆37Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Open Source PHY v2☆28Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- FOS - FPGA Operating System☆66Updated 4 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆15Updated this week
- ☆26Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago