fixstars / xg_macLinks
10G Ethernet MAC implementation
☆21Updated 5 years ago
Alternatives and similar repositories for xg_mac
Users that are interested in xg_mac are comparing it to the libraries listed below
Sorting:
- Original FPGA platform☆69Updated this week
- Basic Common Modules☆44Updated last week
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 weeks ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆107Updated 7 months ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- RISC-V RV32IMAFC Core for MCU☆39Updated 7 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- FOS - FPGA Operating System☆71Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Avnet Board Definition Files☆133Updated 2 weeks ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆107Updated 3 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆25Updated 2 years ago
- ☆56Updated 3 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated 3 weeks ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- ☆53Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆111Updated last year
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆46Updated 4 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Implementation VexRiscv on ultra96☆13Updated 3 years ago
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- ☆27Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆105Updated last week
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 9 years ago