fixstars / xg_mac
10G Ethernet MAC implementation
☆21Updated 4 years ago
Alternatives and similar repositories for xg_mac:
Users that are interested in xg_mac are comparing it to the libraries listed below
- Original FPGA platform☆61Updated this week
- Basic Common Modules☆37Updated 3 months ago
- みんなのSystemVerilog☆19Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated last month
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- HOG + SVM on FPGA☆26Updated 4 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 10 months ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- ☆53Updated 2 years ago
- ☆25Updated 3 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆53Updated last month
- ☆36Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆103Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Implementation VexRiscv on ultra96☆12Updated 2 years ago
- ☆55Updated 2 years ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Zynq PR Management☆12Updated 8 years ago
- Open Source PHY v2☆26Updated 11 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- Docker Development Environment for SpinalHDL☆19Updated 7 months ago