TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
☆78Nov 3, 2026Updated this week
Alternatives and similar repositories for 100G-verilog-RoCEv2-lite
Users that are interested in 100G-verilog-RoCEv2-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆471Updated this week
- ☆17Apr 7, 2026Updated 7 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆38Feb 26, 2026Updated 8 months ago
- ☆42Jun 9, 2022Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆979Oct 21, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆181Mar 20, 2025Updated last year
- ESnet general-purpose FPGA design library.☆14Updated this week
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 6 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Oct 23, 2026Updated 2 weeks ago
- DPDK Drivers for AMD OpenNIC☆36Jul 20, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆25Dec 5, 2025Updated 11 months ago
- Computational Storage Device based on the open source project OpenSSD.☆33Oct 25, 2020Updated 6 years ago
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- ☆14May 15, 2023Updated 3 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆99Updated this week
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆391Updated this week
- AMD OpenNIC Shell includes the HDL source files☆161Jan 2, 2025Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆72Aug 21, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- IPDBG☆15Updated this week
- PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment☆58Feb 15, 2018Updated 8 years ago
- ☆46Jul 4, 2026Updated 4 months ago
- ☆102Aug 25, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,509Jul 5, 2024Updated 2 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 9 months ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆20Oct 6, 2026Updated last month
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆120Dec 24, 2023Updated 2 years ago