TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
☆67Jun 7, 2026Updated 2 months ago
Alternatives and similar repositories for 100G-verilog-RoCEv2-lite
Users that are interested in 100G-verilog-RoCEv2-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆443Aug 3, 2026Updated 2 weeks ago
- ☆16Apr 7, 2026Updated 4 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆37Feb 26, 2026Updated 5 months ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- ESnet general-purpose FPGA design library.☆14Aug 11, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 8 months ago
- ☆14May 15, 2023Updated 3 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆97Updated this week
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆35Jul 20, 2023Updated 3 years ago
- Verilog Ethernet Switch (layer 2)☆58Oct 18, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- ☆20Jul 6, 2023Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆150Jan 2, 2025Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆127Mar 14, 2022Updated 4 years ago
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆345May 22, 2026Updated 2 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆951Aug 3, 2026Updated 2 weeks ago
- ☆16Dec 15, 2025Updated 8 months ago
- ☆21Jul 28, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆24May 23, 2026Updated 2 months ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 5 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆47Apr 3, 2023Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆41Jul 4, 2026Updated last month
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆23Apr 23, 2024Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment☆57Feb 15, 2018Updated 8 years ago
- ☆11Sep 22, 2017Updated 8 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Jul 21, 2026Updated 3 weeks ago