Gabriele-bot / 100G-verilog-RoCEv2-liteLinks
TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
☆31Updated last month
Alternatives and similar repositories for 100G-verilog-RoCEv2-lite
Users that are interested in 100G-verilog-RoCEv2-lite are comparing it to the libraries listed below
Sorting:
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- ☆16Updated 3 years ago
- ☆79Updated 3 years ago
- ☆19Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆34Updated 3 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆36Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- Distributed Accelerator OS☆64Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- ☆34Updated last year
- Open-Channel Open-Way Flash Controller☆17Updated 4 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- corundum work on vu13p☆21Updated last year
- BlackParrot on Zynq☆48Updated this week
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆67Updated 4 years ago
- ☆31Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago