Gabriele-bot / 100G-verilog-RoCEv2-liteLinks
TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
☆33Updated 2 months ago
Alternatives and similar repositories for 100G-verilog-RoCEv2-lite
Users that are interested in 100G-verilog-RoCEv2-lite are comparing it to the libraries listed below
Sorting:
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- ☆16Updated 3 years ago
- ☆33Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆79Updated 3 years ago
- corundum work on vu13p☆23Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Updated 2 months ago
- ☆36Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- ☆19Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆97Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆19Updated 4 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Verilog PCI express components☆24Updated 2 years ago
- ☆67Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated last year
- ☆26Updated 4 years ago
- ☆35Updated last year
- AMD OpenNIC Shell includes the HDL source files☆132Updated 10 months ago