TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
☆45Apr 7, 2026Updated last week
Alternatives and similar repositories for 100G-verilog-RoCEv2-lite
Users that are interested in 100G-verilog-RoCEv2-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 4 months ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 3 months ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- ☆21Jul 28, 2021Updated 4 years ago
- ☆14May 15, 2023Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 months ago
- Chisel NVMe controller☆27Nov 24, 2022Updated 3 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆340Apr 9, 2026Updated last week
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated last month
- MIPI to HDMI converter☆28Oct 29, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RP2350 all in one computer with 16MB Flash, 8MB PSRAM, 4 USB host, DVI/HDMI output, Stereo Audio codec and amplifier the ultimate RISC-V…☆24Jul 18, 2025Updated 9 months ago
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago
- ☆36Dec 10, 2023Updated 2 years ago
- Partial BPF/XDP implementation of experimental research prototype IEEE 802.1CB FRER for Linux☆14Aug 29, 2025Updated 7 months ago
- ☆43Updated this week
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆125Mar 14, 2022Updated 4 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- NetworkDirect Service Provider Interface☆74Jul 25, 2024Updated last year
- Distributed Accelerator OS☆66Apr 6, 2022Updated 4 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Build an open source, extremely simple DMA.☆24Feb 17, 2019Updated 7 years ago
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- Very simple and stupid TCP/IP stack written in C☆10Mar 25, 2016Updated 10 years ago
- ☆41Mar 29, 2026Updated 3 weeks ago
- ☆21Jan 2, 2023Updated 3 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago