0xArt / RGMII_Ethernet_Transceiver_VerilogView external linksLinks
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆31Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below
Sorting:
- I2C Master Verilog module☆37Jun 1, 2025Updated 8 months ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆12Jan 21, 2022Updated 4 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 2 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Tiny VGA Pmod board designed in KiCad☆24Sep 4, 2024Updated last year
- verilog modules☆15May 4, 2020Updated 5 years ago
- PID controller with FPGA hardware☆20Oct 5, 2019Updated 6 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Oct 20, 2022Updated 3 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Nov 13, 2023Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- Opensource DDR3 Controller☆416Jan 18, 2026Updated last month
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆34Dec 30, 2025Updated last month
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Oct 13, 2023Updated 2 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Spinbox extension for customtkinter (add-on)☆10Jun 4, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆94Sep 1, 2019Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Java Client API for the Postal email platform☆12May 20, 2022Updated 3 years ago
- ☆17Oct 6, 2025Updated 4 months ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- bare minimum chess program☆11Sep 16, 2020Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- DVP CAMERA-IF using RP2350 with SFP or RJ45 module☆54Mar 31, 2025Updated 10 months ago
- ☆12May 15, 2020Updated 5 years ago
- Native port of Life Force for the NES to the SNES☆20Jun 22, 2025Updated 7 months ago