Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆31Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated last year
- Tiny VGA Pmod board designed in KiCad☆24Sep 4, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 2 weeks ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆13Jan 21, 2022Updated 4 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- This is BISS-C FPGA IP and It's Driver Repo☆35Nov 13, 2023Updated 2 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Library of FPGA architectures☆31Mar 9, 2026Updated 3 weeks ago
- Verilog models for the GAL22V10 and select PAL devices.☆17Dec 24, 2025Updated 3 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆51Mar 21, 2026Updated last week
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆44Oct 13, 2023Updated 2 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 7 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 3 months ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year