0xArt / RGMII_Ethernet_Transceiver_VerilogLinks
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆30Updated 2 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- ☆72Updated 3 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- UART models for cocotb☆29Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- Verilog wishbone components☆117Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A simple DDR3 memory controller☆59Updated 2 years ago
- I2C models for cocotb☆35Updated 5 months ago
- Verilog UART☆178Updated 12 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year