0xArt / RGMII_Ethernet_Transceiver_VerilogLinks
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆24Updated 2 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- ☆25Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆64Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Ethernet 10GE MAC☆45Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- I2C Master Verilog module☆34Updated this week
- DDR3 SDRAM controller☆18Updated 10 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆12Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- ☆59Updated 3 years ago