Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆33Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 7 years ago
- verilog modules☆17May 4, 2020Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆43Jan 2, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SGMII☆14Jul 17, 2014Updated 12 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- My notes for DDR3 SDRAM controller☆57Feb 23, 2023Updated 3 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆17Apr 22, 2022Updated 4 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆71Oct 20, 2022Updated 4 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- VHDL implementation of a parallel FIR filter☆14Jan 9, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated 2 years ago
- Behavioural design of UART with a FIFO buffer in verilog☆13Aug 25, 2021Updated 5 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Sound synthetizer with an fpga☆11Mar 14, 2015Updated 11 years ago
- Solve 2D nesting problems in the browser with WebAssembly!☆13Sep 2, 2026Updated 2 months ago
- A no-std, panic-never, heapless, reliability-focused UDP/IP stack for bare-metal.☆14Dec 8, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- ☆11Updated this week
- Tiny VGA Pmod board designed in KiCad☆26Sep 4, 2024Updated 2 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆41Nov 13, 2023Updated 2 years ago
- ☆57Nov 20, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Write Openscad code in Julia.☆11Feb 15, 2019Updated 7 years ago
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Nexys 4 DDR Artix-7☆12Jun 15, 2018Updated 8 years ago
- WIP 100BASE-TX PHY☆78Dec 3, 2024Updated last year
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago