0xArt / RGMII_Ethernet_Transceiver_VerilogLinks
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆29Updated 2 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- UART models for cocotb☆30Updated 3 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- I2C models for cocotb☆37Updated 3 weeks ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- ☆74Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- Verilog wishbone components☆118Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆30Updated last year
- Verilog UART☆182Updated 12 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- I2C controller core☆46Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago