Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆31Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- My notes for DDR3 SDRAM controller☆46Feb 23, 2023Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆35Jan 2, 2024Updated 2 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- I2C Master Verilog module☆38Jun 1, 2025Updated 10 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated last year
- Tiny VGA Pmod board designed in KiCad☆24Sep 4, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated last month
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Opensource DDR3 Controller☆427Jan 18, 2026Updated 3 months ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- ☆11Jan 2, 2026Updated 3 months ago
- This is BISS-C FPGA IP and It's Driver Repo☆35Nov 13, 2023Updated 2 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Library of FPGA architectures☆31Updated this week
- Verilog models for the GAL22V10 and select PAL devices.☆17Dec 24, 2025Updated 3 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated 2 weeks ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 10Gb Ethernet Switch☆262Oct 16, 2025Updated 6 months ago
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆45Oct 13, 2023Updated 2 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 7 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 4 months ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 2 months ago