0xArt / RGMII_Ethernet_Transceiver_VerilogLinks
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆28Updated 2 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- I2C Master Verilog module☆35Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog UART☆177Updated 12 years ago
- ☆73Updated 3 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Ethernet 10GE MAC☆45Updated 11 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago