Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
☆33Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for RGMII_Ethernet_Transceiver_Verilog
Users that are interested in RGMII_Ethernet_Transceiver_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- verilog modules☆16May 4, 2020Updated 6 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- My notes for DDR3 SDRAM controller☆56Feb 23, 2023Updated 3 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆17Apr 22, 2022Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆69Oct 20, 2022Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆87Jul 26, 2019Updated 7 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Jan 2, 2026Updated 8 months ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆71Jan 10, 2024Updated 2 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆38Nov 13, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- Tiny VGA Pmod board designed in KiCad☆26Sep 4, 2024Updated 2 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Nexys 4 DDR Artix-7☆12Jun 15, 2018Updated 8 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆63Updated this week
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago