hfwang132 / lenet-hls-pynqLinks
LeNet5 on PYNQ via HLS
☆37Updated 2 years ago
Alternatives and similar repositories for lenet-hls-pynq
Users that are interested in lenet-hls-pynq are comparing it to the libraries listed below
Sorting:
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx (xczu7ev-ffvc1156-2-i), The inference of yolov8 took 60ms.☆315Updated last month
- Official Implementation of "Accel-GNN: High-Performance GPU Accelerator Design for Graph Neural Networks"☆49Updated 3 months ago
- ☆35Updated 2 years ago
- Some Hardware Architectures for GEMM☆256Updated last month
- ☆20Updated last year
- QAT(quantize aware training) for classification with MQBench☆28Updated 3 years ago
- ☆96Updated 4 years ago
- ☆106Updated 4 years ago
- 可运行☆35Updated 2 years ago
- Official implementation of "MaxK-GNN: Extremely Fast GPU Kernel Design for Accelerating Graph Neural Networks Training"☆38Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- some interesting demos for starters☆81Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Single-thread, end-to-end C++ implementation of the Bitnet (1.58-bit weight) model☆13Updated 7 months ago
- ☆61Updated 2 years ago
- BH1750FVI full-featured driver library for general-purpose MCU and Linux.☆44Updated 2 months ago
- ☆16Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆166Updated last year
- EDC20: Code repository for the auto_navigation_car based on stm32. Contributed by the team A_star(champion team of the 20th Tsinghua Univ…☆21Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆54Updated 3 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆113Updated last year
- ☆89Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- PCA9685 full-featured driver library for general-purpose MCU and Linux.☆63Updated 2 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago