hfwang132 / lenet-hls-pynq
LeNet5 on PYNQ via HLS
☆37Updated last year
Alternatives and similar repositories for lenet-hls-pynq:
Users that are interested in lenet-hls-pynq are comparing it to the libraries listed below
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx (xczu7ev-ffvc1156-2-i), The inference of yolov8 took 60ms.☆276Updated last month
- ☆34Updated last year
- Official Implementation of "Accel-GNN: High-Performance GPU Accelerator Design for Graph Neural Networks"☆49Updated last month
- ☆97Updated 3 years ago
- QAT(quantize aware training) for classification with MQBench☆28Updated 3 years ago
- Official implementation of "MaxK-GNN: Extremely Fast GPU Kernel Design for Accelerating Graph Neural Networks Training"☆37Updated last year
- ☆107Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- some interesting demos for starters☆76Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- ☆19Updated 10 months ago
- BH1750FVI full-featured driver library for general MCU and Linux.☆44Updated last week
- Single-thread, end-to-end C++ implementation of the Bitnet (1.58-bit weight) model☆13Updated 5 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- EDC20: Code repository for the auto_navigation_car based on stm32. Contributed by the team A_star(champion team of the 20th Tsinghua Univ…☆21Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆142Updated 2 years ago
- 可运行☆33Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- ☆17Updated 2 years ago
- Mixed precision inference by Tensorrt-LLM☆79Updated 6 months ago
- 一个开源的FPGA神经网络加速器。☆160Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- GAL-DAWN: An Novel High performance computing Library of Graph Algorithms based on DAWN, CUDA/C++☆87Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- ☆10Updated 3 years ago