ironsteel / nes_ecp5View external linksLinks
NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
☆38Jan 11, 2026Updated last month
Alternatives and similar repositories for nes_ecp5
Users that are interested in nes_ecp5 are comparing it to the libraries listed below
Sorting:
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- FPGA Odysseus with ULX3S☆69Nov 1, 2023Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 5 years ago
- Example Verilog code for Ulx3s☆41May 5, 2022Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆20Nov 29, 2025Updated 2 months ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- ulx3s ghdl examples☆15Mar 6, 2021Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Oct 31, 2025Updated 3 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- A client for the lectronz.com maker marketplace.☆16Jan 26, 2025Updated last year
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Apr 19, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- PMOD boards for ULX3S☆48Aug 24, 2023Updated 2 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 6 years ago
- 2 hour crash course in FPGAs☆99Oct 28, 2021Updated 4 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago