ironsteel / nes_ecp5Links
NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
☆37Updated 2 years ago
Alternatives and similar repositories for nes_ecp5
Users that are interested in nes_ecp5 are comparing it to the libraries listed below
Sorting:
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- mystorm sram test☆27Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Flashing Pano Logic thin clients without a programmer☆40Updated 3 years ago
- A simple script to build open-source FPGA tools.☆15Updated 5 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 6 months ago
- Simplified environment for litex☆14Updated 4 years ago
- PMOD boards for ULX3S☆43Updated last year
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- SNES for MiSTer☆15Updated 4 years ago