A Just-In-Time Compiler for Verilog from VMware Research
☆24Dec 14, 2020Updated 5 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆448Jul 1, 2021Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- A binding of the physics engine Chipmunk for Julia☆10Sep 26, 2015Updated 10 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 2 years ago
- Cross-platform clipboard access in Go☆12Nov 6, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20May 5, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Benchmark nim-lang build time☆12Mar 30, 2026Updated 2 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 3 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Built in Vim linter for Julia☆11May 4, 2017Updated 9 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool to fix FT2232's uart interface configuration for ecp5evn (LFE5UM5G-85F-EVN) board☆12Jun 17, 2021Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 9 months ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated last month
- My Vim configuration☆21Nov 28, 2025Updated 6 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago