A Just-In-Time Compiler for Verilog from VMware Research
☆24Dec 14, 2020Updated 5 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 2 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code from leanpub.com/elixir-toyrobot☆14Aug 29, 2019Updated 6 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- A binding of the physics engine Chipmunk for Julia☆10Sep 26, 2015Updated 10 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Cross-platform clipboard access in Go☆12Nov 6, 2022Updated 3 years ago
- ☆20May 5, 2020Updated 6 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Benchmark nim-lang build time☆12Mar 30, 2026Updated last month
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆68Feb 16, 2026Updated 2 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Built in Vim linter for Julia☆11May 4, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Tool to fix FT2232's uart interface configuration for ecp5evn (LFE5UM5G-85F-EVN) board☆12Jun 17, 2021Updated 4 years ago
- learn dpdk step by step☆34Dec 27, 2025Updated 4 months ago
- SNES for MiSTer☆16Sep 5, 2025Updated 8 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- A minimal runtime for seL4 applications.☆14Mar 31, 2026Updated last month