eschkufz / cascadeLinks
A Just-In-Time Compiler for Verilog from VMware Research
☆22Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- RISC-V out-of-order core for education and research purposes☆63Updated this week
- Logic circuit analysis and optimization☆42Updated last month
- The Critical Path - a rambly FPGA blog☆49Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 3 weeks ago
- Hardware generator debugger☆76Updated last year
- PicoRV☆44Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- mantle library☆44Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- Whisk: 16-bit serial processor for TT02☆13Updated 11 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆89Updated 3 weeks ago
- ☆56Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- An FPGA reverse engineering and documentation project☆58Updated last week
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Debuggable hardware generator☆70Updated 2 years ago
- Visual Simulation of Register Transfer Logic☆101Updated last month
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago