eschkufz / cascade
A Just-In-Time Compiler for Verilog from VMware Research
☆22Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated 7 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- MR1 formally verified RISC-V CPU☆55Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Hardware generator debugger☆73Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆30Updated this week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- An FPGA reverse engineering and documentation project☆44Updated last week
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Exploring gate level simulation☆57Updated 3 weeks ago
- ☆55Updated 2 years ago
- A bit-serial CPU☆18Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 5 months ago