eschkufz / cascadeLinks
A Just-In-Time Compiler for Verilog from VMware Research
☆22Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Exploring gate level simulation☆58Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last month
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆85Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- Hardware generator debugger☆74Updated last year
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago