eschkufz / cascade
A Just-In-Time Compiler for Verilog from VMware Research
☆22Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for cascade
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Logic circuit analysis and optimization☆28Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Hardware generator debugger☆71Updated 9 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Debuggable hardware generator☆67Updated last year
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- ☆36Updated 2 years ago
- ☆52Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- Industry standard I/O for Amaranth HDL☆26Updated last month
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- PicoRV☆43Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆33Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆25Updated 11 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week