Alternatives and similar repositories for cascade:

Users that are interested in cascade are comparing it to the libraries listed below

• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 2 weeks ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆31Updated 9 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 10 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆73Updated 2 months ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆30Updated 3 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• jbush001 / ChiselGPU
  Experiments with fixed function renderers and Chisel HDL
  ☆59Updated 5 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated this week
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆25Updated this week
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• ArcaneNibble / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated 4 months ago
• Wren6991 / tt02-whisk-serial-processor
  Whisk: 16-bit serial processor for TT02
  ☆12Updated 4 months ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 weeks ago
• dovebutch / tlv-comp
  ☆26Updated 3 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year