A Just-In-Time Compiler for Verilog from VMware Research
☆22Dec 14, 2020Updated 5 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 3 weeks ago
- ☆10Dec 28, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Compiler from Webassembly to native binaries☆15Nov 19, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Cross-platform clipboard access in Go☆12Nov 6, 2022Updated 3 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Code from leanpub.com/elixir-toyrobot☆14Aug 29, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated last week
- A binding of the physics engine Chipmunk for Julia☆10Sep 26, 2015Updated 11 years ago
- simple ansible playbook to take clean ubuntu 18.04 to CUDA 10, PyTorch 1.0, fastai, miniconda heaven☆11Dec 16, 2018Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Markdown processing with Nu. Use with any Nu or Objective-C project. Created by Grayson Hansard.☆14Oct 1, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 7 years ago
- ☆35Dec 24, 2015Updated 10 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- A tool for making password-protected files☆13Jul 6, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago