acsl-technion / ntlLinks
Networking Template Library for Vivado HLS
☆28Updated 4 years ago
Alternatives and similar repositories for ntl
Users that are interested in ntl are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- SmartNIC☆14Updated 6 years ago
- ☆46Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆23Updated 4 years ago
- corundum work on vu13p☆18Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆58Updated 4 years ago
- This repo contains the Limago code☆85Updated 3 weeks ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆27Updated last year
- Ethernet switch implementation written in Verilog☆47Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- ☆15Updated 4 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆25Updated 8 months ago
- ☆22Updated 8 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- ☆15Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago