acsl-technion / ntlLinks
Networking Template Library for Vivado HLS
☆28Updated 4 years ago
Alternatives and similar repositories for ntl
Users that are interested in ntl are comparing it to the libraries listed below
Sorting:
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- SmartNIC☆14Updated 6 years ago
- ☆46Updated 5 years ago
- ☆32Updated 9 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- corundum work on vu13p☆18Updated last year
- ☆15Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- Verilog PCI express components☆22Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- ☆23Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆22Updated 8 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- ☆10Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago