acsl-technion / ntlLinks
Networking Template Library for Vivado HLS
☆29Updated 5 years ago
Alternatives and similar repositories for ntl
Users that are interested in ntl are comparing it to the libraries listed below
Sorting:
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- ☆48Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- SmartNIC☆14Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- corundum work on vu13p☆22Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 7 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago
- Verilog PCI express components☆24Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- ☆34Updated 10 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆28Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆22Updated 4 years ago
- ☆26Updated 4 years ago
- ☆15Updated 3 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Ethernet switch implementation written in Verilog☆56Updated 2 years ago