acsl-technion / ntl
Networking Template Library for Vivado HLS
☆28Updated 4 years ago
Alternatives and similar repositories for ntl:
Users that are interested in ntl are comparing it to the libraries listed below
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆23Updated 3 years ago
- ☆46Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- SmartNIC☆14Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- corundum work on vu13p☆18Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- ☆31Updated 9 years ago
- ☆14Updated 2 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 4 months ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- ☆23Updated 4 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago