Networking Template Library for Vivado HLS
☆30Jul 12, 2020Updated 6 years ago
Alternatives and similar repositories for ntl
Users that are interested in ntl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- ☆56Dec 10, 2019Updated 6 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆18Oct 3, 2018Updated 8 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- NetChain in P4☆18Jul 4, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- AMD OpenNIC Shell includes the HDL source files☆159Jan 2, 2025Updated last year
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆85Jan 3, 2025Updated last year
- ☆30Apr 26, 2019Updated 7 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- ☆13Sep 22, 2022Updated 4 years ago