acsl-technion / ntlLinks
Networking Template Library for Vivado HLS
☆28Updated 5 years ago
Alternatives and similar repositories for ntl
Users that are interested in ntl are comparing it to the libraries listed below
Sorting:
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- An FPGA-based NetTLP adapter☆27Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- ☆47Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 5 years ago
- corundum work on vu13p☆19Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- Verilog PCI express components☆23Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆118Updated 7 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- This repo contains the Limago code☆86Updated 2 months ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- ☆16Updated 3 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆26Updated 2 years ago
- ☆25Updated 4 years ago
- ☆33Updated 9 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago